

Emerging III-V Semiconductor Compound Materials for Future High-Speed and Low Power Applications: A Review and Challenges

Prof. Shaikh S. A.¹

Associate Professor, Department of Electronics Engineering, Pravara Rural Engineering College, Loni,

Affiliated to Savitaribai Phule Pune University, Pune, India¹

ABSTRACT: High mobility III–V semiconductors, along with high-k gate dielectrics, are projected to be key ingredients in future complementary metal–oxide–semiconductor technology. Among these, In_{0.53}Ga_{0.47}As has been intensively studied for their advantages in high electron mobility over their Si-based counterparts. In_{0.53}Ga_{0.47}As metal–oxide–semiconductor field-effect transistors (MOSFETs) have been demonstrated to provide large drive current density. In order to continue the scaling of silicon-based CMOS and maintain the historic progress in information processing and transmission, advanced device structures and advanced materials are required. A channel material with high mobility and therefore increase injection velocity can increase ON state current and reduces the delay. Currently, strained-Si technology is used for designing high performance MOSFETs. However, looking into future high mobility III-V materials can offer several advantages over even very highly strained Si.

KEYWORDS: MOSFET, injection velocity, Electron transport, Mobility .

I. INTRODUCTION

Due to tremendous advances in lithography, the semiconductor industry has followed Moore's law by shrinking transistor dimensions continuously for the last 30 years. The big challenge in VLSI is that continued scaling of planar, silicon, CMOS transistors will be more and more difficult because of both fundamental limitations and practical considerations as the CMOS transistor dimensions approach tens of nanometers. To address the scaling challenge, both industry and academia have been investigating alternative device structure and alternative materials, among which III-V compound semiconductor Materials as a promising candidates for future logic applications because their light effective masses lead to high electron mobility's and high on-currents, which translates into high device performance at low supply voltage. Due to outstanding electron transport properties and high mobility are very actively being researched; group III–V compound semiconductors as channel materials for future highly scaled CMOS devices. The III-V semiconductors can be in the form of different binary, ternary, quaternary and even higher-order compounds mixing different number of III and V group elements. High electron mobility and conductivity in III-Vs give rise to high transistor drive current and low gate delay, which are very important for high-speed logic application. III-V materials in general have significantly higher electron mobility than Si and can play an important role along with Si in future high-speed, low-power applications. The major advantage of using a III-V quantum-well field-effect transistor as a logic transistor is that it can be operated at very low supply voltage (e.g., 0.5 V), and hence, lower power dissipation while still achieving very high speed compared to other emerging high-mobility materials, such as, carbon nanotubes and semiconductor nanowires.

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)


Website: www.ijirset.com

Vol. 6, Issue 2, February 2017

II. RELATED WORK

A. USE OF III-V COMPOUND MATERIALS IN VLSI DEVICES:

III–V semiconductors, especially InAs, have much higher electron mobility's than Si and therefore considered as promising candidates for n-channel materials for low power CMOS logic applications. Combined with the 3-D structure that enables the gate-all-around (GAA) geometry for superb gate electrostatic control, III–V nanowire (NW)MOSFETs are well positioned to extend the scaling beyond



Si[1].

Fig 2.1 :The delays of Si MOSFETs and the state-of-the-art planar III–V devices [1]

The simulation results indicate that III–V FETs do not outperform Si FETs in the ballistic regime but deliver very similar performance. However, III–V FETs is one of the most promising candidates because they could operate closer to their airborne limit than Si FETs and therefore provide higher ON-state current due to less performance squallor from electron–phonon and surface scatterings[3].

Table 1: Device Performance Parameters For The In_{0.75}Ga_{0.25}As And Strained-Si In Single-/Double-Gate Planar FET and Triple-Gate FINFET Configuration [3].

Structure	Single-gate		Double gate		Triple-gate	
	InGaAs	Si	InGaAs	Si	InGaAs	Si
SS [mV/dec]	97	91	84	75	69	71
DIBL [mV/V]	234	190	91	93	54	59
I _{ON} [μA/μm]	1033	1196	1747	2020	2490	2629

The interface property of oxides or insulators on III-V compound semiconductors is a very complex problem. The reasons for these above experimental observations mostly are not well-understood. A big challenge for material and device research community to find an excellent dielectric and gate stack on III-V materials in general still remains [6].

A channel material engineering based investigation has been performed for RingFET architecture. During this course it is found that for Analog and digital application, GaAs RingFET gives better performance in comparison to silicon. An investigation of tuning oxide for GaAs has also been performed. Results reveal that out of three oxides (i.e. SiO₂, Al₂O₃, HfO₂) HfO₂/GaAs gives better performance than other two oxides. In addition during investigation it has also been found that III-V material suffers less from gate leakage in comparison to Si. Investigation also reveals that high-K dielectrics material suffers from a serious issue of gate leakage, which is of great importance for device

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 2, February 2017

reliability concern [7]. Finally, III-V materials will need to be integrated selectively onto the Si platform. Significant challenges remain for monolithic integration of III-Vs on Si, such as, (i) the anti-phase boundary defects, (ii) thermal mismatch issues, and (iii) Lattice mismatch problem. III-V materials will not replace Si; rather, they will need to be integrated onto Si as the channel material for future high-speed, low-power logic transistors [14].

For III-V compound semiconductors to become applicable for future high-speed and low-power digital applications, therefore III-V compound is need to be integrated onto large silicon wafers. A unified, vigorous heterogeneous integration scheme of III-V on silicon will allow high-speed, low-voltage III-V based transistors, while avoiding the need for developing large diameter III-V substrates. Besides transistor applications, successful integration of III-V on silicon can give the opportunities for integrating new functionalities and features on silicon, such as integrating logic circuit, optoelectronic (Photo detector) and communication platforms on the same silicon wafer. However, heterogeneous integration of III-V on silicon imposes many significant technical challenges because of the large lattice mismatch between the two materials [15]

Fig.2.2 shows Both InSb and InGaAs quantum-well field effect transistors (QWFETs) show significantly improved transistor energy delay product.




Fig.2.2- Comparison of Energy-delay product of n-channel InSb and InGaAs Material [15]

III-V compound semiconductors also have the advantage of a lattice matched hetero-structure material system with a wide band gap and materials. Compared to Si based hetero-structures such as Si/SiGe, the III-V heterostructures allow much better tractability in band structure engineering and thereby device design for both high performance and low power applications can be possible. Presently, compound III-V materials are mainly preferred for communications system and optoelectronic device applications. They have not received serious consideration for digital applications in the past years, due to the lack of high excellence native oxides. However, with the end of Si device scaling approaching, and non-traditional materials being increasingly incorporated into mainstream Si technology, III-Vs are receiving renewed attention as channel materials for VLSI logic applications [19].

It is critically analysed the components of source/drain (S/D) resistance in InGaAs n-MOSFETs with Ni-InGaAs metal Source/Drain. It is found that Ni-InGaAs has a low resistivity of 250 $\mu\text{ohm}\cdot\text{cm}$ in a thickness of Ni-InGaAs (TNi-InGaAs) of down to 4 nm. Contact resistance between the contact pads and Ni-InGaAs (RC) is found to be the most dominant component of source/drain (S/D) resistance in control InGaAs MOSFETs, because of the existence of Ni oxides [22]-[23].

The first demonstration of InAs FinFETs with fin width W_{fin} in the range 25–35 nm, formed by inductively coupled plasma etching. The channel comprises defect-free, lattice-matched InAs with fin height $H_{\text{fin}} = 20$ nm controlled by the use of an etch stop layer incorporated into the device heterostructure. For a gate length $L_g = 1 \mu\text{m}$, peak transconductance $g_{m,\text{peak}} = 1430 \mu\text{S}/\mu\text{m}$ is measured at $V_d = 0.5 \text{V}$ demonstrating that electron transport in InAs fins can match planar devices [28].

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 2, February 2017

Between Si and III–V compound semiconductors, the In_{0.53}Ga_{0.47}As trigate shows 1.5 times lower total threshold voltage value making it a favorable candidate for Si replacement. A Monte Carlo study of 6T SRAM cell with fin width or body thickness variation show that the 3σ value of read static noise margin [3σ (RSNM)] is least in SRAMs with rectangular Si trigate. This work also shows that a 6T SRAM cell at different VCC show that a Si trigate has V_{ccmin} below 0.4 V [29].

B. USE OF III-V COMPOUND MATERIALS IN OPTOELECTRONICS:-

While individual Si MOSFET have become faster by faster, the overall computational speed is limited by the electrical interconnects. Optical interconnect can possibly provide a solution to the communication tailback by replacing electrical wires with faster optical waveguides. The intra-chip optical interconnects need to be fabricated and integrated with Si CMOS devices monolithically to meet the size and density requirements. Current integration scheme is a silicon-compatible electro-optic modulator with an external III-V laser light source. Development on Si-compatible III-V process and integration on Si-substrate will have great impact on the intra-chip optical interconnect applications [5].

To report the limitations of existing silicon solid-state photomultipliers (SSPMs), it is developing new photodetector elements in III-V material AlGaAs. With 80% aluminium concentration in the GaAs compound, the material effectively becomes a wide band-gap material with a band-gap energy of 2.1 eV. The wide band-gap characteristic and the relative maturity of GaAs material processing make AlGaAs an outstanding material for developing better SSPMs with reduced dark current. Materials with larger band gaps have a lower limit in the associated thermally generated dark current [9]. Silicon hetero-nanowires with integrated III-V segments are one of the most favourable candidates for innovative nano-optoelectronics [12]. The Monolithic integration of III–V compound solar cell materials and devices with Si substrates as been a driving force in fundamental photovoltaic materials research for decades. The chief instigator for this effort is the potential for considerable reduction in fabrication costs of high-efficiency III–V solar cells by substituting inexpensive large-area Si wafers in place of expensive smaller area Ge and GaAs wafers, which are the customary substrate materials for III–V photovoltaic. Additionally, porting III–V technology to a Si platform would provide admittance to the worldwide base of Si manufacturing, which is built upon the ideals of extreme scalability, enabling fast production, high volume, and high throughput. However, aside from the economic benefits, integration of III–V photovoltaic on a Si platform also provides important performance advantages, including twice the fracture robustness and thermal conductivity at half the mass density versus traditional substrates, making Si substrates ideal for use in both high-specific-power space systems and concentrator terrestrial systems [13].

It is described the design, fabrication, analysis, and improvement of the GaAsP top solar cell in a three-terminal GaAsP/SiGe tandem solar cell on a silicon substrate. Uncertified GaAsP top cell efficiencies have been improved from 8.4% to 18.4% with bandgap voltage offsets (V_{oc}) of 0.48 and 0.31 V under concentration factors of 1 and $20\times$, respectively. This development is made by enhanced III–V material quality, reduced series resistance, and an addition of antireflection layer. Improving the optics, material quality, and fill factor (FF) should further improve the efficiency of the GaAsP top cell in this tandem structure grown on an Si substrate [24].

Epitaxially grown III-V compound semiconductors, such as gallium arsenide (GaAs), can provide greater photovoltaic (PV) performance due to many gorgeous material properties. However, the high cost of growing device-quality epitaxial materials has prevented their extensive acceptance in global applications. In this regard, decreasing thicknesses of basic epitaxial materials without negotiating their photovoltaic performance is one of conceptually feasible means to lower the cost. Here it is presented a type of thin film GaAs PV system with significantly reduced active layer thickness (~200 nm), where dielectric periodic nanostructures and a metallic reflective element are heterogeneously integrated on the front- and back surfaces of solar cells for nanophotonic light management to enhance the absorption and photovoltaic performance of ultrathin GaAs solar cells [25]-[26].

C. USE OF III-V COMPOUND MATERIALS IN COMMUNICATIONS

Indium phosphide (InP) has emerged in the past decade as the material of choice for the fabrication of ultra-high speed transistors. Due to higher electron mobility and electron velocity, circuits fabricated using InP-based transistors have shown higher speeds and lower power consumptions than their silicon analogues. In particular, the InP based heterojunction bipolar transistor (HBT) has been recognized as the fastest operating transistor with a unity current gain cutoff frequency which is typically higher than 200 GHz [10].

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 2, February 2017

GaN has attracted substantial amounts of attention as a basis for manufacturing high-speed and high-power electronic devices due to its wide bandgap, high electron saturation velocity, and high critical breakdown field. In particular, GaN-based HEMT, in the form of Al(Ga)N/GaN HEMT, has been regarded as the next-generation RF power amplifier for wireless communication and power converter in utility grid applications. Two main problems associated with GaN HEMTs are gate leakage and DC-RF dispersion (also referred to as knee-voltage walkout), which can be mitigated by implementing a metal insulator semiconductor (MIS) structure and proper surface passivation, respectively [15].

CHALLENGES IN IMPLEMENTING III-V COMPOUND MATERIAL FOR MANUFACTURING CMOS

TECHNOLOGY:-

Many significant challenges remain to be overcome before III-V materials become applicable for future high-speed, low-power logic applications. These include (i) Investigating a well-matched high- κ gate dielectric on III-Vs, (ii) demonstrating gate length scalability below 35 nm with acceptable ION/IOFF ratio, (iii) improving the hole mobility in III-Vs (CMOS) configuration, and (iv) integrating III-V materials onto the Si substrate.

The main challenges in implementing III-V Material for manufacturing CMOS technology are as follows:

First, III-V materials do not have an effective gate stack solution. Unlike Si, the native oxides of III-Vs have very meager electrical properties, which make both the thermal and the deposited oxides difficult due to the strain in completely removing the native oxide prior to the gate dielectric deposition. Despite some progress in recent years, the problem of forming a high-quality gate insulator remains a significant barrier to implementing III-V for CMOS applications.

Second, III-V substrates are expensive, delicate and difficult to make in large sizes. Furthermore, from an economics point of view, the success of any future CMOS technology with non-Si channels will depend on its compatibility with the present Si manufacturing organization. Therefore, methods essential to be developed to integrate III-V channels on Si substrates, which can be possibly attained through either wafer bonding or epitaxial growth. However, both methods are quite challenging due to large thermal and lattice mismatch, and the formation of anti-phase domains.

Third, III-V materials do not have a higher hole mobility compared to Si. However, III-Vs still have the net mobility advantage over Si for CMOS application due to their much higher electron mobility, and slightly lower or comparable hole mobility. Nevertheless, a better integration scheme is to utilize III-V for the NFET and Ge for the PFET due to the high hole mobility of Ge. In addition, some III-Vs like GaAs are almost lattice matched to Ge. Other issues such as the low conduction band density of states and the low n-type doping are also potential problems for III-Vs. Among all these challenges, perhaps an effective gate stack solution is the most imperative [19].

Fourth, The interface property of oxides or insulators on III-V compound semiconductors is a very complex problem. The reasons for these above experimental results mostly are not well-understood. To find an excellent dielectric and gate stack on III-V materials in general a big challenge for material and device research [6].

The heterogeneous integration of compound material III-V on silicon enforces many important technical challenges because of the large lattice mismatch between the two materials [15].

III. WHAT IS A COMPOUND SEMICONDUCTOR?

III-V Compound Semiconductor Materials composed of two or more elements is called a compound semiconductor. The III-V compound semiconductors obtained by combining group III elements (essentially Al, Ga, In) with group V elements (essentially N, P, As, Sb). Typical examples of compound semiconductors include gallium arsenide (GaAs), gallium nitride (GaN), indium phosphide (InP), zinc selenide (ZnSe), and silicon carbide (SiC).

Features of III-V Compound Semiconductor Materials :-

- III-V Compound Semiconductor Materials have much higher electron mobility's than Si.
- III-Vs are promising in many applications that getting Moore law. Process and integration development such as gate stack, low resistance contacts, self-aligned process, scaling and particularly the integration on Si substrate will extremely advantage for current III-V applications.
- III-V Compound Semiconductor Materials have ultra-high speed switching at very low supply voltage.

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 2, February 2017

- These materials provide higher carrier mobility, intensive heat owing capacity and lower noise induced device degradation etc.
- Direct integration of high-mobility III-V compound semiconductor material with present Si based CMOS processing platforms offering a main challenge to increase the CMOS performance and the scaling trend.
- The Monolithic integration of III-V compound solar cell materials and devices using Si substrates has been a energetic force in fundamental photovoltaic materials research.
- The integration of III-V compound semiconductor materials such as GaAs on Si delivers a unique opportunity to combine the advantages of advanced semiconductor materials with silicon technologies.
- Future work for high-performance Integrated Circuits will require the monolithic integration of CMOS and III-V Compound Semiconductor material devices to enhance the performance of current Si CMOS processes through the addition of III-V materials.
- In future a unique III-V on silicon platform will enable optoelectronics III-V devices to be fabricated on silicon substrates.

IV. CONCLUSION

Group III-V compound semiconductors due to their exceptional electron transport and high mobility are very actively being researched as channel materials for future scaled CMOS devices. To keep enhancing the performance of both III-V and Si FETs in the future technology nodes, their source and drain regions should be optimized to reduce the contact series resistance since the overall device performance will be conquered by the contact resistance. Improvement in transistor performance in nm regime likely to require replacement of silicon by new material like III-V compound material channel with high-mobility compound semiconductor (III-V) materials. In addition during investigation it has also been found that III-V material suffers less from gate leakage in comparison to Si. III-V materials in general have significantly higher electron mobility than Si and can play an important role along with Si in future high-speed, low-power computing. The important potential advantage of using a III-V, A quantum-well FET can be operated underneath very low supply voltage (e.g., 0.5 V), and hence, lower power dissipation can be achieved while achieving very high speed. In order to implement III-Vs in manufacturing CMOS technology, we have to overcome the challenges including an effective gate stack solution and integration with Si substrate and Ge pMOSFETs. The best candidates for these Photovoltaic cells are III-V compound material because of their wide bandgaps (E_g) and near-ideal diode characteristics. Epitaxially grown III-V compound semiconductors on Si substrate, such as gallium arsenide (GaAs), can provide better photovoltaic (PV) performance due to many attractive material properties.

REFERENCES

- [1] Chen Zhang, and Xiuling Li, "III-V Nanowire Transistors for Low-Power Logic Applications: A Review and Outlook" IEEE TRANSACTIONS ON ELECTRON DEVICES.
- [2] L. Shen, P. J. van Veldhoven, Y. Jiao, V. Dolores-Calzadilla, J. J. G. M. van der Tol, G. Roelkens, M. K. Smit, "Ohmic Contacts With Ultra-Low Optical Loss on Heavily Doped n-Type InGaAs and InGaAsP for InP-Based Photonic Membranes" IEEE Photonics Journal. Volume 8, Number 1, February 2016
- [3] Seung Hyun Park, Yang Liu, Neerav Kharche, Mehdi Salmani Jelodar, Gerhard Klimeck, "Performance Comparisons of III-V and Strained-Si in Planar FETs and Nonplanar FinFETs at Ultra short Gate Length (12 nm)" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 8, AUGUST 2012, pp2107-2114
- [4] José Millán, Philippe Godignon, Xavier Perpiñà, Amador Pérez-Tomás, José Rebollo "Survey of Wide Band Gap Power Semiconductor Devices" 2013 IEEE TPEL-Reg-2013-02-0213.R1
- [5] Yanning, "III-V: Replacing Si or More than Moore?" Sun IBM Thomas J. Watson Research Center, Yorktown Heights, 978-1-4244-7641-1/10, ©2010 IEEE 2010 Symposium on VLSI Technology Digest of Technical Papers
- [6] Peide D. Ye "High-performance III-V MOSFETs enabled by atomic layer deposition" 978-1-4244-2186-2/08 ©2008 IEEE
- [7] Sachin Kumar, Mridula Gupta, Vandana Kumari, "Investigation of III-V Compound Semiconductor Materials on Analog performance of Nanoscale Ring FET" 978-1-4673-6540-6/15 ©2015 IEEE
- [8] J. A. del Alamo, D. A. Antoniadis, J. Lin, W. Lu, A. Vardi and X. Zhao, "III-V MOSFETs for Future CMOS" 978-1-4799-8494-7/15 ©2015 IEEE.
- [9] Mark David Hammig, Xiao Jie Chen, Joseph C. Campbell, Taehoon Kang, Wenlu Sun, Erik B. Johnson, Kyusang Lee, and James F. Christian "Development of Al GaAs Photodiodes for Use in Wide Band-Gap Solid-State Photomultipliers" IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 2, APRIL 2013 pp 1175-1181.

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 2, February 2017

- [10] Jose Schutt-Aine and Milton Feng University of Illinois, Urbana-Champaign "Perspectives and Challenges in III-V Devices and System-Level Integration for Future Wireless Applications", 2003 IEEE Topical Conference on Wireless Communication Technology pp 94-96
- [11] Peide Ye "InGaAs revolutionizes III-V MOSFETs Compound Semiconductor" April 2008 compound semiconductor.net
- [12] S. Prucnal, M. Glaser, A. Lugstein, E. Bertagnolli, M. Stöger-Pollach, S. Zhou, M. Helm, D. Reichel, L. Rebohle, M. Turek, J. Zuk, W. Skorupa "III-V semiconductor nano crystal formation in silicon nanowires via liquid-phase epitaxy" Nano Research, Springer, Tsinghua University Press 2014, pp 1-8
- [13] Tyler J. Grassman, Mark R. Brenner, Maria Gonzalez, Andrew M. Carlin, Raymond R. Unocic, Ryan R. Dehoff, Michael J. Mills, and Steven A. Ringel, "Characterization of Metamorphic GaAsP/Si Materials and Devices for Photovoltaic Applications" IEEE Transactions On Electron Devices, VOL. 57, NO. 10, DECEMBER 2010, pp 3361-3368
- [14] Robert Chau, Suman Datta, and Amlan Majumdar "Opportunities and Challenges of III-V Nanoelectronics for Future High-Speed, Low-Power Logic Applications" 0-7803-9250-7/05/\$20.00 ©2005 IEEE, pp17-20
- [15] Robert S. Chau, "Emerging Device Nanotechnology for Future High-Speed and Energy-Efficient VLSI: Challenges and Opportunities" 978-1-4244-2364-4/08©2008 IEEE., pp 1-3
- [16] Zhaojun Liu, Tongde Huang, Qiang Li, Xing Lu, "Compound Semiconductor Material and Devices" MORGAN & CLAYPOOL PUBLISHERS, 2016
- [17] Jeff Y Tsao -- Sandia National Laboratories "A Guidebook to the Core Science and Technology" The World of Compound Semiconductors
- [18] Chao Liu, Yanbo Li, Yiping Zeng, Progress in Antimonide Based III-V Compound Semiconductors and Devices" Scientific Research Engineering, Published Online August 2010, 2, pp 617-624
- [19] Yanning Sun, S. J. Koester, E. W. Kiewra, J. P. de Souza, N. Ruiz, J. J. Bucchnano, A. Callegari, K. E. Fogel, D. K. Sadana, J. Fompeyrine, D. J. Webb, J.-P. Locquet, M. Sousa, R. Germann, "Post-Si CMOS: III-V n-MOSFETs with High-k Gate Dielectrics" CS MANTECH Conference, May 14-17, 2007, Austin, Texas, USA, pp232-234
- [20] James M. Mikkelsen, and Louis R. Tomasetta, "High-Density GaAs Integrated Circuit Manufacturing" IEEE Transactions On Semiconductor Manufacturing, VOL. 16, NO. 3, AUGUST 2003, pp384-389
- [21] Yen-Ting Chen, Yanzhen Wang, Fei Xue, Fei Zhou, and Jack C. Lee "Physical and Electrical Analysis of Post-HfO₂ Fluorine Plasma Treatment for the Improvement of In_{0.53}Ga_{0.47}As MOSFETs' Performance" IEEE Transactions On Electron Devices, VOL. 59, NO. 1, JANUARY 2012 139
- [22] R. Oxland, S. W. Chang, Xu Li, S. W. Wang, G. Radhakrishnan, W. Priyantha, M. J. H. van Dal, C. H. Hsieh, G. Vellianitis, G. Doornbos, K. Bhuiwala, B. Duriez, I. Thayne, R. Droopad, M. Passlack, C. H. Diaz, and Y. C. Sun, "An Ultralow-Resistance Ultra shallow Metallic Source/Drain Contact Scheme for III-V NMOS" IEEE Electron Device Letters, VOL. 33, NO. 4, APRIL 2012 501, pp 501-503
- [23] Sang Hyeon Kim, Masafumi Yokoyama, Ryosho Nakane, Osamu Ichikawa, Takenori Osada, Masahiko Hata, Mitsuru Takenaka, and Shinichi Takagi, "High-Performance InAs-On-Insulator n-MOSFETs With Ni-InGaAs S/D Realized by Contact Resistance Reduction Technology, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013, pp 3342-3350
- [24] Li Wang, Martin Diaz, Brianna Conrad, Xin Zhao Dun Li Anastasia Soeriyadi, Andrew Gerger, Anthony Lochtefeld, Chris Ebert, Ivan Perez-Wurfl, and Allen Barnett "Material and Device Improvement of GaAsP Top Solar Cells for GaAsP/SiGe Tandem Solar Cells Grown on Si Substrates" IEEE JOURNAL OF PHOTOVOLTAICS, VOL. 5, NO. 6, NOVEMBER 2015, pp 1800-1804
- [25] Sung-Min Lee, Anthony Kwong, Daehwan Jung, Joseph Faucher, Lang Shen, Roshni Biswas, Minjoo Larry Lee, and Jongseung Yoon, "High Performance Ultrathin GaAs Solar Cells" 978-1-4799-7944-8/15/ ©2015 IEEE
- [26] Michelle Vaisman, Kunal Mukherjee, Taizo Masuda, Kevin Nay Young, Eugene A. Fitzgerald, and Minjoo Larry Lee, "Direct-Gap 2.1-2.2 eV AlInP Solar Cells on GaInAs/GaAs Metamorphic Buffers" IEEE Journal Of Photovoltaics, VOL. 6, NO. 2, MARCH 2016, pp 571-576
- [27] Tapas Dutta, Sanjay Kumar, Priyank Rastogi, Amit Agarwal, and Yogesh Singh Chauhan "Impact of Channel Thickness Variation on Band structure and Source-to-Drain Tunneling in Ultra-Thin Body III-V MOSFETs" Journal of Electron Device Society, VOLUME 4, NO. 2, MARCH 2016, pp 66-71
- [28] R. Oxland, X. Li, S. W. Chang, S. W. Wang, T. Vasen, P. Ramvall, R. Contreras-Guerrero, J. Rojas-Ramirez, M. Holland, G. Doornbos, Y. S. Chang, D. S. Macintyre, S. Thoms, R. Droopad, "InAs FinFETs With H_{fin} = 20 nm Fabricated Using a Top-Down Etch Process" IEEE ELECTRON DEVICE LETTERS, VOL. 37, NO. 3, MARCH 2016, pp 261-264
- [29] Nidhi Agrawal, Yoshie Kimura, Reza Arghavani, and Suman Datta, "Impact of Transistor Architecture (Bulk Planar, Trigate on Bulk, Ultrathin-Body Planar SOI) and Material (Silicon or III-V Semiconductor) on Variation for Logic and SRAM Applications" IEEE Transactions On Electron Devices
- [30] Henri Jussila "Integration of GaAsP based III-V compound semiconductors to silicon Technology", Aalto University publication series DOCTORAL DISSERTATIONS 135/2014
- [31] SADAO ADACHI, "Properties of Semiconductor Alloys: Group-IV, III-V and II-VI Semiconductors 2009 John Wiley & Sons Ltd
- [32] Peter Y. Yu Manuel Cardona "Fundamentals of Semiconductors Physics and Materials Properties, Fourth Edition, Springer