The previous page is sending you to https://community.cadence.com/cadence_technology_forums/f/mixed-signal-design/58539/how-to-set-a-parameter-in-a-verilog-module-as-a-variable-and-send-it-to-the-ade-explorer-to-scan-its-different-values-in-simulation.

 If you do not want to visit that page, you can return to the previous page.