CN1518769A - 闸流体结构及具此闸流体结构之过电压保护装置 - Google Patents

闸流体结构及具此闸流体结构之过电压保护装置 Download PDF

Info

Publication number
CN1518769A
CN1518769A CNA028062485A CN02806248A CN1518769A CN 1518769 A CN1518769 A CN 1518769A CN A028062485 A CNA028062485 A CN A028062485A CN 02806248 A CN02806248 A CN 02806248A CN 1518769 A CN1518769 A CN 1518769A
Authority
CN
China
Prior art keywords
zone
area
thyristor
overvoltage protection
conductivity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA028062485A
Other languages
English (en)
Other versions
CN1295787C (zh
Inventor
C・彼德斯
C·彼德斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of CN1518769A publication Critical patent/CN1518769A/zh
Application granted granted Critical
Publication of CN1295787C publication Critical patent/CN1295787C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0248Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0259Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
    • H01L27/0262Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/74Thyristor-type devices, e.g. having four-zone regenerative action
    • H01L29/7436Lateral thyristors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/87Thyristor diodes, e.g. Shockley diodes, break-over diodes

Abstract

本发明系关于一闸流体结构,包括一第一连接(1),用以做为一第一导电型态之一第一区域。第二导电型态之一第二区域(2)邻近该第一区域(1)。第一导电型态之一第三区域(3),其比第二区域(2)宽,具有与后者之一共同表面。做为一第四区域之第二导电型态之一第二连接(4)邻近该第三区域。一辅助电极(6,7)位于该第二区域(2)与该第三区域(3)之该共同区域上,该电极于该二区域之至少一者相接邻。

Description

闸流体结构及具此闸流体结构之过电压保护装置
本发明系关于闸流体结构及依据申请专利范围第1至4项之过电压保护装置。
现今具有平面结构之闸流体结构于使用CMOS技术时是平常的。一种典型的闸流体结构表示于图三。在此一组件的表面上设置相邻的一n-型态区域2以及一p-型态区域3,该等区域也形成所谓的闸流体结构的基体区域。代表阳极端的p+区域1被形成于n-型区域2之中。形成于p-型区域3之中的n+型区域4代表阴极端。形成于p-型区域3之中的p+型区域5接着形成控制端。
在以上所述之结构的制程中,一厘的氮化物层被施加于表面8之上。该硅氮化物层中的电荷导致寄生场效应。如果于制程中在表面8,于区域2及3中包含污染务,则可能发生相同的效应。
以上所述之闸流体结构经常被使用于称为ESD的过电压保护设计。ESD保护通常被用于集成电路的MOS输入级。过电压侦测器被设置于将被保护的集成电路的部份,该过电压侦测器连接于该闸流体之控制端。此型态的设计描述于US 4,896,243。
闸流体的阳极及阴极依序连接至将被保护之组件的供应电源,如果供应电源将被监视的话。
如果随后发生过电压,闸流体经由控制端被开启且此过电压被移除。
如果如上所述之寄生场效应晶体管形成,被监视的电压被短路,其导致将被保护的组件整个失效。
US 5,907,462及US 5,465,189揭示藉由一场效结构控制之ESD结构。
本发明系基于以可避免寄生效应干扰之方式发展闸流体结构及具有此闸流体结构之过电压保护装置为目的。
此目的系依据本发明藉由所附申请专利范围所指定之方法而达成。
藉由在第二及第三区域之一的一表面上形成至少一辅助电极,可以将辅助电极区域中之该表面放入一预定电荷状态。
具有此种闸流体结构之过电压保护设计不会导致将被保护之组件因寄生效应而失效。
本发明之其它有利的改善被指定于申请专利范围附属项。
藉由在第二及第三区域提供一辅助电极及以并连接第二区域上之辅助电极至第一端以及连接位于第三区域之辅助电极至第二端,可以简单的方式产生该预定电荷状态。
藉由以多晶硅形成之辅助电极及形成隔离第二与第三区域之闸极氧化物,该辅助电极可以使用一般的方法以简单的方式被产生。
藉由将过电压保护装置集积于半导体芯片上,可以简单地及有效率地产生过电压保护。
本发明使用例示实施例参考所附图式而被解释如下:
在图式中:
第一图表示依据本发明之闸流体结构;
第二图表示本发明过电压保护装置之基本图;
第三图表示一般的闸流体结构。
图一表示依据本发明之闸流体结构,其原则上对应引言中已参照图三之描述。于本例中,相同的部份被提供相同的标号。
在所示之例示实施例中,互相隔离的辅助电极被额外形成于闸流体之第二区域2与第三区域3,其亦被称为闸流体之基体,之共同表面上。此等辅助电极系由一闸极氧化物6,一般用以产生场效晶体管,以及以多晶硅制成之一电极接触7。形成于表面区域2之表面上的辅助电极导电连接于第一端1,该阳极电极。形成于区域3的辅助电极导电连接于第二端,该阴极端。这确保将产生于第一端1与第二端3之间的短路的导电信道不会因为寄生效应而在基体区域内产生。此闸流体结构仅由施加于控制端5之电流导通。
图二表示过电压设计中之闸流体结构。以上所述的闸流体结构由其阳极及阴极端,亦即第一端1及第二端3连接至将被保护之组件11之供应电压VDD及VSS。当过电压发生时,过电压保护侦测装置13经由控制端5施加一电流至闸流体结构之基体区域内,称为第三区域3。后者触发并将供应电压短路。
此设计尤其适合于集积化。这表示闸流体结构与被侦测组件之表面上之过电压侦测器以及二辅助电极集积在一起,避免闸流体被设置于一薄氧化物之下的情况,以避免寄生效应。因此,闸流体结构的行为可完全被维持。
此外,此种设计可以应用于其它电压监视的情况,例如信号输入的电压。

Claims (6)

1.一种闸流体结构,具有:
一第一端(1)被形成做为一第一区域,具有一第一导电形态;
第二导电型态之一第二区域(2),其邻近该第一区域(1);
第一导电型态之一第三导电区域(3),其邻近该第二区域(2)并与后者具有一共同表面(8),以及
一第二端(4),做为第二导电型态之第四区域,邻近该第三区域,
于该情况中,该第二区域(2)及该第三区域(3)之共同表面处,一辅助电极(6,7)以邻近该二区域之至少一者的方式设置,特征在于一辅助电极(6,7)以位于第二区域(2)与第三区域(3)之共同表面(8)之上的方式邻近该第二区域(2)及该第三区域(3)。
2.如申请专利范围第1项之闸流体结构,特征在于该辅助电极(6,7)系从由多晶硅制成之一导电区域(7)以及隔离该导电区域(7)与该共同表面(8)之一辅助氧化物所形成。
3.一种过电压保护装置,具有依据申请专利范围第1或2项之闸流体结构,其中一将被保护的组件(5)以导电连接的方式设置于该第一端(1)与该第二端(2)之间,而该第二或第三区域(3)具有一控制端(5)用以连接侦测跨越被保护之该组件之一过电压之一过电压侦测器。
4.如申请专利范围第3项之过电压保护装置,特征在于该控制端(5)系导电型态与其所在之区域相同之一区域,并其导电性比该区域高。
5.如申请专利范围第3或4项之过电压保护装置,特征在于该被保护之组件之供应电压(VDD,VSS)系连接于该第一端(1)及该第二端(4)。
6.如申请专利范围第3、4或5项之过电压保护装置,特征在于该过电压保护装置系以集积之方式被设置于一单一半导体芯片上。
CNB028062485A 2001-03-09 2002-02-15 闸流体结构及具有该闸流体结构的过电压保护装置 Expired - Fee Related CN1295787C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10111462A DE10111462A1 (de) 2001-03-09 2001-03-09 Thyristorstruktur und Überspannungsschutzanordnung mit einer solchen Thyristorstruktur
DE10111462.1 2001-03-09

Publications (2)

Publication Number Publication Date
CN1518769A true CN1518769A (zh) 2004-08-04
CN1295787C CN1295787C (zh) 2007-01-17

Family

ID=7676923

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB028062485A Expired - Fee Related CN1295787C (zh) 2001-03-09 2002-02-15 闸流体结构及具有该闸流体结构的过电压保护装置

Country Status (7)

Country Link
US (1) US7205581B2 (zh)
EP (1) EP1399968B1 (zh)
JP (1) JP4139688B2 (zh)
CN (1) CN1295787C (zh)
DE (1) DE10111462A1 (zh)
TW (1) TW548846B (zh)
WO (1) WO2002073695A2 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106206566A (zh) * 2015-01-29 2016-12-07 联发科技股份有限公司 静电放电保护装置与静电放电保护系统

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4588247B2 (ja) * 2001-04-27 2010-11-24 セイコーインスツル株式会社 半導体装置
US6965129B1 (en) 2002-11-06 2005-11-15 T-Ram, Inc. Thyristor-based device having dual control ports
US7335954B2 (en) * 2005-04-20 2008-02-26 Delphi Technolgoies, Inc. Electrostatic discharge protection device
US20120313692A1 (en) * 2011-06-08 2012-12-13 Sehat Sutardja Super-high-voltage resistor on silicon

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1194427A (en) * 1967-08-09 1970-06-10 Associated Semiconductor Mft Improvements in Semiconductor Integrated Circuits
US4779126A (en) * 1983-11-25 1988-10-18 International Rectifier Corporation Optically triggered lateral thyristor with auxiliary region
JPS6112072A (ja) 1984-06-27 1986-01-20 Hitachi Ltd 半導体装置
JPS61150617A (ja) * 1984-12-24 1986-07-09 日本電信電話株式会社 サ−ジ防護回路
US5077591A (en) * 1986-09-30 1991-12-31 Texas Instruments Incorporated Electrostatic discharge protection for semiconductor input devices
DE3821644A1 (de) * 1987-12-23 1989-12-28 Siemens Ag Integrierte schaltung mit "latch-up"-schutzschaltung in komplementaerer mos-schaltungstechnik
US4896243A (en) * 1988-12-20 1990-01-23 Texas Instruments Incorporated Efficient ESD input protection scheme
US4980741A (en) * 1989-02-10 1990-12-25 General Electric Company MOS protection device
US5072273A (en) * 1990-05-04 1991-12-10 David Sarnoff Research Center, Inc. Low trigger voltage SCR protection device and structure
US5465189A (en) * 1990-03-05 1995-11-07 Texas Instruments Incorporated Low voltage triggering semiconductor controlled rectifiers
JP2633746B2 (ja) * 1991-05-27 1997-07-23 株式会社東芝 半導体装置
FR2677821B1 (fr) * 1991-06-11 1993-10-08 Sgs Thomson Microelectronics Sa Composant de protection bidirectionnel.
US5225702A (en) * 1991-12-05 1993-07-06 Texas Instruments Incorporated Silicon controlled rectifier structure for electrostatic discharge protection
US5182220A (en) * 1992-04-02 1993-01-26 United Microelectronics Corporation CMOS on-chip ESD protection circuit and semiconductor structure
JPH05283702A (ja) * 1992-04-03 1993-10-29 Hitachi Ltd 複合制御型半導体装置及びそれを使用した電力変換装置
US5400202A (en) * 1992-06-15 1995-03-21 Hewlett-Packard Company Electrostatic discharge protection circuit for integrated circuits
JPH06112072A (ja) * 1992-09-25 1994-04-22 Toshiba Lighting & Technol Corp 無電極放電ランプ用励起コイル及びこれを用いた無電極放電ランプ点灯装置
US5517379A (en) * 1993-05-26 1996-05-14 Siliconix Incorporated Reverse battery protection device containing power MOSFET
US5907462A (en) * 1994-09-07 1999-05-25 Texas Instruments Incorporated Gate coupled SCR for ESD protection circuits
US5637900A (en) * 1995-04-06 1997-06-10 Industrial Technology Research Institute Latchup-free fully-protected CMOS on-chip ESD protection circuit
US5754380A (en) * 1995-04-06 1998-05-19 Industrial Technology Research Institute CMOS output buffer with enhanced high ESD protection capability
US5576557A (en) * 1995-04-14 1996-11-19 United Microelectronics Corp. Complementary LVTSCR ESD protection circuit for sub-micron CMOS integrated circuits
US5682047A (en) * 1995-06-07 1997-10-28 Lsi Logic Corporation Input-output (I/O) structure with capacitively triggered thyristor for electrostatic discharge (ESD) protection
US5739998A (en) * 1996-07-12 1998-04-14 Kabushiki Kaisha Toshiba Protective circuit and semiconductor integrated circuit incorporating protective circuit
US6469325B1 (en) * 1996-11-07 2002-10-22 Hitachi, Ltd. Semiconductor integrated circuit device and its manufacture
DE19811297B4 (de) * 1997-03-17 2009-03-19 Fuji Electric Co., Ltd., Kawasaki MOS-Halbleitervorrichtung mit hoher Durchbruchspannung
DE19721655C1 (de) * 1997-05-23 1998-12-03 Daimler Benz Ag Thyristor mit Selbstschutz
US6081002A (en) * 1997-05-29 2000-06-27 Texas Instruments Incorporated Lateral SCR structure for ESD protection in trench isolated technologies
JP2959528B2 (ja) * 1997-06-09 1999-10-06 日本電気株式会社 保護回路
WO2000008688A1 (en) * 1998-08-04 2000-02-17 Koninklijke Philips Electronics N.V. An integrated circuit provided with esd protection means
US6628493B1 (en) * 1999-04-15 2003-09-30 Texas Instruments Incorporated System and method for electrostatic discharge protection using lateral PNP or PMOS or both for substrate biasing
DE69941977D1 (de) * 1999-06-01 2010-03-18 Imec ESD-Schutz-Bauteil für mittlere Triggerspannung
US6424013B1 (en) * 1999-07-09 2002-07-23 Texas Instruments Incorporated Body-triggered ESD protection circuit
DE19936636A1 (de) * 1999-08-04 2001-02-15 Siemens Ag Schutzstruktur für eine integrierte Halbleiterschaltung zum Schutz vor elektrostatischer Entladung
US6479869B1 (en) * 1999-10-01 2002-11-12 Rohm Co., Ltd. Semiconductor device with enhanced protection from electrostatic breakdown
TW457688B (en) * 1999-12-20 2001-10-01 Winbond Electronics Corp Input/output port with high voltage tolerance
US6323523B1 (en) * 2000-01-31 2001-11-27 Taiwan Semiconductor Manufacturing Co., Ltd. N-type structure for n-type pull-up and down I/O protection circuit
TW441074B (en) * 2000-04-15 2001-06-16 United Microelectronics Corp Electrostatic discharge protection circuit structure for high voltage device
US20030042498A1 (en) * 2001-08-30 2003-03-06 Ming-Dou Ker Method of forming a substrate-triggered SCR device in CMOS technology

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106206566A (zh) * 2015-01-29 2016-12-07 联发科技股份有限公司 静电放电保护装置与静电放电保护系统
CN106206566B (zh) * 2015-01-29 2018-07-03 联发科技股份有限公司 静电放电保护装置与静电放电保护系统

Also Published As

Publication number Publication date
WO2002073695A3 (de) 2003-12-24
DE10111462A1 (de) 2002-09-19
JP2004528709A (ja) 2004-09-16
EP1399968A2 (de) 2004-03-24
CN1295787C (zh) 2007-01-17
EP1399968B1 (de) 2012-11-28
TW548846B (en) 2003-08-21
US7205581B2 (en) 2007-04-17
JP4139688B2 (ja) 2008-08-27
US20040046181A1 (en) 2004-03-11
WO2002073695A2 (de) 2002-09-19

Similar Documents

Publication Publication Date Title
KR930011797B1 (ko) 반도체 집적회로장치
CN101221952B (zh) 用以保护一内部集成电路的半导体结构及其制造方法
CN1135619C (zh) 带有静电泄放结构的半导体器件
US8111495B2 (en) Low forward voltage drop transient voltage suppressor and method of fabricating
US20020163021A1 (en) Low voltage transient voltage suppressor and method of making
KR960009180A (ko) 정전 방전 보호 장치 및 그 제조 방법
JP2014170919A (ja) Esd保護回路を備えた半導体装置
KR20020079565A (ko) 과전압 보호회로
US6538289B1 (en) Smart power component
CN1518769A (zh) 闸流体结构及具此闸流体结构之过电压保护装置
CN106783839B (zh) 具体用于防止过电压的电子设备
CN201994299U (zh) 一种静电保护结构
CN101364596A (zh) 半导体器件
KR100371246B1 (ko) 반도체장치의보호회로
CN1109637A (zh) Cmos技术中集成电路极性颠倒的保护
US6281553B1 (en) Semiconductor device, electrostatic discharge protection device, and dielectric breakdown preventing method
CN102891186A (zh) 保护二极管以及具备该保护二极管的半导体装置
US5521413A (en) Semiconductor device having a solid metal wiring with a contact portion for improved protection
US6570237B2 (en) Semiconductor device with a protective diode having a high breakdown voltage
JP4899292B2 (ja) 半導体装置
CN111223855B (zh) 一种利用栅隔离技术提高电路系统esd防护性能的方法
JP2003017694A (ja) 半導体装置
CN108987388B (zh) 一种具有低压低电容触发特性的瞬态电压抑制器
EP0620598B1 (en) Input/output protective circuit
JP3387622B2 (ja) 半導体装置の保護回路

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20070117

Termination date: 20190215

CF01 Termination of patent right due to non-payment of annual fee