


RADC-TR-84-32

## $\stackrel{\circ}{\circ}$ 은 PARALLEL TEST METHOD FOR LI MICROPROCESSORS



McDonnell Douglas Corporation

Raymond M. Koenig, Jr.

APPROVED FOR PUBLIC RELEASE: DISTRIBUTION UNLIMITED Air Force Systems Command


## Griffins Air Force Base, NY 13441

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-84-32 has been reviewed and is approved for publication.

APPROVED :

R. ALAN BLARE

Project Engineer

APPROVED :

W. S. TUTHILL, Col, USAF Chief, Reliability \& Compatibility Division

FOR THE COMMANDER:


JOHN A. RITZ
Acting Chief, Plans Office

[^0]sECUMITY CLASSIFICATION OF TwIS PACE (When Deme Entomod)

| REPORT DOCUMENTATION PAGE | READ INSTRUCT:ONS <br> BEFORE COMPLETING FORM |
| :---: | :---: |
| 1. REPART NUMAER  <br> RADC-TR-84-32 GOVT ACEESSION NO.1 | 3. REE:P!EMT'S EATALJG NUMBER |
| 4. TITLE (ONe swoultio) PARALLEL TEST :IET:UOD FOR LSI MICROPROCESSORS | 9. pyme of nepont a memion covenco Final Technical Report Oct 1381 - Apr 1983 |
|  | 6. PERFORMING OTG. AEPORT NUMEEQ |
| F- Eiticaia | 8. COMTMACT OR GRANT HUMSERYAI |
| Ravmond :1. Koenig, Jr. | [30602-81-C-2269 |
| ```9. DERTORMINO ORGAMIzafION NAME AMO ADORESS :!cDonnell Douglas Corporation P.O. Box }51 St. Louis MO }6316``` | 10. ROOGRAMELEMEN SAOJEE TASK $62702 F$ 23380117 |
| 11. Comprothing officz mame ano aoorcssRome Air Development Center (RBRP)Griffiss AFB NY 13441 | 12. REPORT DAT |
|  | February 1984 |
|  | $\begin{aligned} & \text { 13. NUMDER OF PACES } \\ & 138 \end{aligned}$ |
|  Same | 15. sceunity elass. oor inio rapom) U:CLASSITIED |
|  |  |

16. DISTRIGUTIOM STATEMENT COC IMIA Rapori)

Aporoved for public release; distribution unlimited.

Same
18. SUPPL EMENTABY NOTES

RADC Project Engineer: R. Alan Blore (RBRP)

sccelerated Lift Testing Burn-In
Parallel Testing Large Scale Integration (LSI) Iicrocircuits
Reliabilitv
Testing
Yonitored Testing

The parallel testing concept consists of connecting together the corresponding inputs and outputs of devices-under-test to perform monitored testing. Failures are detected by changes in sunply current to the paralleled set and isolated by differences in individual device currents. FThe parallel testing concept was first presented by R. Alan Blore of the Rome Air Development Center (RADC) at the International Symnosium for Testing and Failure Analysis in 1980.

The purpose of this investigation was to evaluate, refine, and demonstrate the parallel testing technique for application to LSI microcircuit reliability evaluations. This report describes the investigation of various areas that required definition for parallel testing, such as current detectors, failed device identification, interconnect schemes, noise, and latch-up. The results show that for the implementation studied in the report, a number of trade-off 3 must be made in the test parameters and circuit configuration to achieve a successful parallel test, due to interactions between paralleled devices.
These trade-offs included: (a) latch-un vs. noise, iardware cost, elevated temperature level, and instruction set, (b) clock cycle time vs. noise, and (c) potential damage to failed devices left on test vs. hardware cost.

We successfully demonstrated the parallel testing concept for two selected device types, a 65044 K static RAM and an 1802 8-bit microprocessor, by conducting a 500 -hour elevated temperature lift test while continuously monitoring device functional operation and periodically simulating faults. Further refinements of the parallel test concept focused on improved techniques to avoid latch-up and damage to failed devices left on test.

## EVALUATION

Increasingly complex devices are increasingly more difficult to test both electrically and for reliability. The time necessary to perform functional evaluation on an electrical tester quickly becomes unaffordable. Adequate stress testing is far more demanding. New approaches and techniques to device characterization must be developed. Because of the time available during the burn-in and life tests, device functional characterization has increased at the stress chamber. This has taken the form of monitored stress testing.

Monitored testing couples device output verification with the dynamic exercise pattern to check device functionality. It allows the use of the longer stress test times for device evaluation increasing the amount of functional verification that can be performed and decreasing the amount of electrical testing that need be performed. Monitored testing of devices in the stress chamber is becoming commonplace.

Monitored testing today uses XOR gates for each and every output to monitor the device functionality. For memory devices with multiplexed outputs, good chamber densitfes with moderate amounts of hardware can be achieved since the monitor hardware is shared by multiple banks of devices under test.

For the vast majority of digital logic part types such sharing is not possible. To monitor 100 devices with 19 outputs each requires 1900 signal lines to the outside world. Clearly, the density of devices under test (as well as the reliability of the test hardware) diminishes rapidly. The parallel test addresses the need for monitored testing of high pin count devices while reducing the number of connections to the outside world and the amount of support hardware required to perform the monitorine. In short, the input and the output signal lines of the devices under test are bussed to like pins on the other devices under test forming out of many devices effectively a single device with the ability to detect failure via changes in the supply currents. Any and every part is functionally verified on all pins by all other devices under test. From note 2 to Table 6-1, page 83, it can be concluded that of the three possibilities examined, parallel testing is the only potentially feasible means to perform monitored testing on such sample sizes.

This report documents a first step to transition the parallel test from concept into a useable test method. The reader will find many avenues open to alternative implementations. There are many alternatives with excellent prospects for addressing difficulties identified in this study. Some of those alternatives are presented in Section 6. The reader is encouraged to pursue those ideas and others. Work at RADC subsequent to this contract has shown operation of six 1802 s at 15 V with a 2 Miz clock without latch up. Output stuck at faults as well as input and internal logic faults have been simulated and detected. Work is progressing on alternate current detectors. The concept is also being tried with MTL.

There are many applications for parallel testing. In this study the demonstration test was dynamic. Parallel testing will work for static also. Be it static or dynamic, for go/no-go testing such as burn-in,
identification of part failure may be sufficient. Once the part is identified as a failure no additional electrical testing need be performed. The availability of current monitoring resistors in the supply lines of each device and the ability to measure the voltage across those resistors provides the opportunity to track the stability of each device under test during the stress test. Information on population homogeneity is available since significant differences in device timing will show as propagation misclatches in response. Hence, parallel testing can provide functional and parametric (leakage and timing differences) information during the stress test. Work at RADC has also shown that parallel testing may have application in device characterization, device design analysis, najority voting and fault tolerant circuits, and in-circuit fault detection.

Finally, a quote from page 90 of the report. "This study has served to illumirate these problems and to suggest possible solutions for these so that future studies of the parallel test method may focus attention where nost needed."


## PREFACE

The work described in this report was performed between October 1981 and April 1983 by the Parts Application Branch of the McDonnell Douglas Astronautics Company - St. Louis Division (MDAC-STL) Effectiveness Engineering Department. The work was performed for the USAF Rome Air Development Center under Contract Number F30602-81-C-0269. Mr. R. Alan Blore, the government's technical monitor, provided helpful suggestions for improving the parallel test hardware that are discussed in this report. In addition to the many MDAC-STL personnel who contributed to the program, special thanks are extended to Messrs. Lance Lombardo, Roy Maurer, and Gary Keller. Addi cional thanks are due to lir. Alvin Sasaki and Or. Clovis Hale for providing the engineering management needed to complete the program.


## table of contents

SECTION ..... PAGE
1.0 INTRODUCTION ..... 1
2.0 BACKGROUND ..... 2
3.0 STAGE I: INITIAL PROGRAM ACTIVITIES ..... 5
3.1 MICROCIRCUIT SELECTION AND PROCUREMENT ..... 5
3.2 INITIAL INSPECTIONS AND TESTS ..... 5
3.3 INITIAL ELECTRICAL TESTS ..... 7
4.0 STAGE II: EVALUATION AND REFINEMENT OF THE BASIC CONCEPT ..... 8
4.1 AREAS IDENTIFIED FOR FURTHER EVALUATION ..... 8
4.1.1 Current Detector Evaluation ..... 9
4.1.2 Failed Device Identification ..... 19
4.1.3 Latch-Up ..... 24
4.1.4 Noise ..... 33
4.1.5 Evaluation of Potential Device Damage ..... 38
4.1.6 Matrix Size ..... 42
4.1.7 Failure Simulations ..... 50
4.1.8 Current and Voltage Limiting ..... 53
4.1.9 Background Current as a Function of Clock Rate ..... 53
4.1.10 Background Current as a Function of Temperature ..... 54
4.1.11 Temperature Effect on Source and Sink Output Current ..... 54
4.2 DEMONSTRATION TEST CONDITIONS ..... 57
5.0 STAGE III: DEMONSTRATION TESTING ..... 62
5.1 APPROACH ..... 62
5.2 TEST RESULTS ..... 63
5.3 DATA ANALYSIS ..... 63

TABLE OF CONTENTS (CONTINUED)
SECTION ..... PAGE
6.0 STAGE IV: FURTHER EVALUATION AND REFINEMENT ..... 74
6.1 POTENTIAL LIMITATIONS OF PARALLEL TESTING ..... 74
6.2 IMPROVEMENTS AND ALTERNATIVES ..... 76
6.2.1 Suggested Improvements ..... 76
6.2.2 Other Interconnect Schemes ..... 79
6.3 COST COMPARISONS ..... 82
6.4 A SEQUENCE OF STEPS FOR PERFORMING PARALLEL TEST ON A PARTICULAR DEVICE ..... 85
7.0 SUMMARY AND CONCLUSIONS ..... 89
8.0 REFERENCES ..... 91
APPENDIX A RE-PRINTED PAPER--PARALLEL TECHNIQUE FOR RELIABILITY TESTING OF CMOS MICROCIRCUITS ..... $A-1$
APPENDIX B ELECTRICAL MEASUREMENTS ..... B-1
APPENDIX C MDAC-STL DYNAMIC LIFE TEST SYSTEM ..... C-1
APPENDIX D DEMONSTRATION TEST DATA SUMMARIES ..... D-1
LIST OF PAGES
i through ..... viii
1 through ..... 9)
A-1 through A-4
B-1 through B-9
$\mathrm{C}-1$ through $\mathrm{C}-10$
D-1 through D-8
FIGURE NUMBER TITLE PAGE
2-1 baseline parallel concept ..... 3
2-2 PROGRAM OVERVIEW ..... 4
4-1 baseline current detector ..... 11
4-2 LEVEL (COMPARATOR) DETECTOR ..... 13
4-3 INITIAL WINDOW (COMPARATOR) DETECTOR ..... 13
4-4 OPERATIONAL AMPLIFIER UINDOW DETECTOR ..... 14
4-5 hall device response time ..... 16
4-6 6504 ENHANCED CURRENT DETECTOR CIRCUITRY ..... 17
1-7 1802 ENHANCED CURRENT DETECTOR CIRCUITRY ..... 18
4-8 TWO-DETECTORS-PER-DUT PARALLEL TEST CONCEPT ..... 20
4-9 ONE-DETECTOR-PER-MATRIX PARALLEL TEST CONCEPT ..... 21
4-10 6504 LATCH-UP AS A FUNCTION OF $V_{\text {DD }}$ AND AMBIENT TEMPERATURE ..... 25
4-11 TEST CIRCUIT FOR 6504 LATCH-UP AS A FUNCTION OF VSS ..... 27
4-12 6504 LATCH-UP AS A FUNCTION OF Vss AND AMBIENT TEMPERATURE ..... 29
4-13 6504 DRIVE NETWORK USED TO REDUCE THE POSSIbILITY OF LATCH-UP ..... 30
4-14 1802 CIRCUIT USED DURING THE LATCH-UP EXPERIMENTS ..... 32
4-15 TEST CIRCUIT FOR EVALUATING PROPaGATION DELAY NOISE ON THE 6504 AND THE 1802 ..... 34
1-16 6504 NOISE ON VDO DUE TO INCREASED NUMBER OF DEVICES AT $125^{\circ} \mathrm{C}$ ..... 46
4-17 1802 NOISE ON YOD DUE TO PROPAGATIOM DELAY MISMATCHES AT $25^{\circ} \mathrm{C}$ ..... 37
4-18 CIRCUIT FOR CHECKING NOISE AT $V_{S S}$ ..... 39
4-19 6504 WAVEFORMS OF VSS NOISE ..... 40
4-20 NOISE MEASUREMENT CIRCUIT ..... 41
4-21 OPTICAL PHOTOGRAPH OF 1802 OUTPUT DAMAGE ..... 45
FIGURE NUMBER TITLE PAGE
4-22 1802 INPUT PROTECTION CIRCUIT ..... 52
4-23 6504 AND 1802 OPERATING CHARACTERISTICS ..... 55
4-24 6504 BACKGROUND CURRENT VS. TEMPERATURE ..... 56
4-25 1802 BACKGROUND CURRENT VS. TEMPERATURE ..... 56
4-26 6504 BIAS CIRCUIT ..... 59
4-27 1802 BIAS CIRCUIT ..... 60
5-1 6504 MATRIX SIMULATING ONE S-A-O AT $175^{\circ} \mathrm{C}$ ..... 64
5-2 6504 MATRIX SIMULATING ONE S-A-1 AT $175^{\circ} \mathrm{C}$ ..... 65
5-3 1802 MATRIX SIMULATING ONE S-A-O AT $125^{\circ} \mathrm{C}$ ..... 66
5-4 1802 MATRIX SIMULATING ONE S~A-1 AT $125^{\circ} \mathrm{C}$ ..... 67
5-5 6504 OPERATING CURRENT AT 5.5 Vdc AND $175^{\circ} \mathrm{C}$ ..... 69
5-6 6504 QUIESCENT CURRENT AT 5.5 VdC AND $175^{\circ} \mathrm{C}$ ..... 69
5-7 6504 CHIP ENABLED ACCESS TIME AT 5.5 Vdc AND $175^{\circ} \mathrm{C}$ ..... 70
5-8 6504 I SS2 (BO) CURRENT AT 5.5 VdC AND $175^{\circ} \mathrm{C}$ ..... 70
5-9 1802 QUIESCENT CURRENT AT 5 Vdc AND $125^{\circ} \mathrm{C}$ ..... 71
5-10 1802 INTERRUPT HOLD AT 10 Vdc AND $125^{\circ} \mathrm{C}$ ..... 71
5-11 1802 TPLH1-MEMORY WRITE AT 5.5 Vdc AND $125^{\circ} \mathrm{C}$ ..... 72
6-1 BUFFERED PARALLEL CONCEPT ..... 78
6-2 COLUMN/RON INTERCONIECT SCHEME ..... 80
6-3 A SEQUENCE OF STEPS FOR PERFORMING PARALLEL TESTING ON A PARTICULAR DEVICE ..... 86
C-1 DLTS CONFIGURATION ..... C-3
C-2 DLTS BLOCK DIAGRAM1 ..... C-4
C-3 PARALLEL TEST CHASSIS BLOCK DIAGRAM ..... C-5
C-4 PARALLEL TEST METHOD MATRIX CONCEPT ..... C-7
C-5 TYPICAL PARALLEL TEST PRINTOUT ..... $C-10$

## LIST OF TABLES

## TABLE

 NUMBERTITLEPAGE3-1 program activity device allocation ..... 6
4-1 $1802 V_{D D}$ AND VSS VOLTAGE LEVELS DURING S-A-0 AND S-A-1 COHDITIONS AT $125^{\circ} \mathrm{C}$ ..... 23
4-2 VDD VS. VSS FOR GROUHDED INPUTS AS A FUNCTION OF TEMPERATURE ..... 28
4-3 COMPARISON OF 6504 OUTPUT CURRENT AND POWER DIS
DIFFERENT MATRIX SIZES (SINGLE ERROR) AT $175^{\circ} \mathrm{C}$ ..... 43
4-4 COMPARISON OF 1802 OUTPUT CURRENT AND POWER DISSIPATION FOR DIFFERENT MATRIX SIZES (SINGLE ERROR) AT $200^{\circ} \mathrm{C}$ ..... 43
4-5 EXPERIMENTAL
TEMPERATURES ..... 44
4-6 6504 MATRIX SIZE COMPARISON ..... 47
4-7 COMPARISON OF 6504 CHASSIS COHFIGURATION ..... 49
4-8 COMPARISON OF 1802 CHASSIS CONFIGURATION ..... 49
4-9 6504 FAULT SIMULATION RESULTS. ..... $5 i$
4-10 1802 fault simulation results ..... 51
4-11 6504 AND 1802 DEMONSTRATION TEST CONDITIONS ..... 58
6-1 ESTIMATED COST PERCENTAGE PER COMPONENT FOR DIFFERENT CHASSIS TYPES ..... 83
8-1 6504 SYMBOLS AND DEFINITIONS ..... B-4
B-2 1802 SYMBOLS AND DEFINITIONS ..... B-5
B-3 6504 ELECTRICAL TEST LIMITS ..... 8-7
b-4 1802 ELECTRICAL TEST LIMITS. ..... B-3
0-1 - 6504 PaRame ter summaries of the deronstration test devices $\left(175^{\circ} \mathrm{C}\right.$ CELL $/ 125^{\circ} \mathrm{C}$ DATA) ..... D-3
D-2 1802 PARAMETER SUMMARIES OF THE DEMONSTRATION TEST DEVICES $\left(125^{\circ} \mathrm{C}\right.$ CELL $/ 125^{\circ} \mathrm{C}$ DATA) ..... D-4
D-3 6504 PARAMETER SUMMARIES OF THE DEMONSTRATION TEST CONTROL GROUP ( $125^{\circ} \mathrm{C}$ DATA) ..... D-6
0-4 1802 Parameter summaries of the demohstration test control GROUP ( $125^{\circ} \mathrm{C}$ DATA) ..... D-7

### 1.0 INTRODUCTION


#### Abstract

The objective of this program was to develop and formalize a parallel technique for Complementary Metal Oxide Semiconductor (CMOS) Large Scale In (LSI) devices such that the technique is usable for reliability characteriz studies and capable of being transferred to users. This program was initia because the parallel testing technique offers potential for reducing the co monitored testing of microcircuits. nur approach consisted of four stages. In Stage I, we procured and tes CMOS LSI device types: a 4 K memory and an 8-bit microprocessor. In Stage evaluated and made necessary refinements to a baseline concept previously i ga ted by R. Alan Blore of the USAF Rome Air Development Center (RADC). Usi refined concept, we conducted demonstration testing in Stage III. Finally, Stage IV, we evaluated the results of the demonstration tests and proposed refinements.


The details of our study are provided in this report, which is divided the following sections: 1) Introduction, 2) Background, 3) Initial Program Activities, 4) Evaluation and Refinement of the Basic Concept, 5) Demonstra Testing, 6) Further Evaluation and Refinement, and 7) Summary and Conclusio

### 2.0 BACKGROUND

As LSI devices become more complex, it becomes too costly to conduct timeconsuming and comprehensive functional tests using expensive automated test equipment. Therefore, a more cost effective method for functionally testing complex microcircuits is needed.

RADC reported a parallel test method in 1980 that utilized CMOS small-scale (4001 NOR gate) and medium-scale ( 1852 input/output port) integrated circuits (References 1 and 2). The parallel technique, as illustrated in Figure 2-1, connects the corresponding inputs and outputs of " $N$ " devices in parallel. Correct operation of all "N" devices is verified by monitoring the total power supply current to the "N" devices while operating all devices in a functional manner. If all devices are operating correctly, all outputs will be at the same voltage levels and total supply current will be nominal. If a single device output is different from the other " $\mathrm{N}-1$ " devices in parallel, the resulting increase in supply current will be noted by the current detector shown in Figure 2-1. To determine which specific device exhibited an incorrect output voltage level requires measuring the current in individual IDD and ISS lines. Resistors (RDD and $R_{S S}$ ) are utilized to measure the $I_{D D}$ and ISS currents in individual devices.

Preliminary experiments performed by RADC showed that the parallel technique worked well with small and medium complexity devices at relatively low operating speeds (100 Hz). It was a promising technique for reducing the cost of comprehensive functional testing of CMOS LSI microcircuits. Additional details of the RADC work may be found in Appendix $A$, which is a reproduction of Reference 1. The objectives of the study described herein were to refine the parallel test method (PTM) proposed by RADC and demonstrate its functionality, practicality and usefulness for testing CMOS LSI microcircuits.

The approach used in this study is outlined in Figure 2-2. Details of the four stages noted in Figure 2-2 are presented in the four major sections that follow.

figure 2-1. baseline parallel concept


FIGURE 2-2. PROGRAH OVERVIEW

### 3.0 STAGE I: INITIAL PROGRAM ACTIVITIES

The primary objectives during Stage I were to select and obtain the program test devices, conduct visual examinations and hermeticity tests, update test software, and perform initial electrical tests.

### 3.1 MICROCIRCUIT SELECTION AND PROCUREMENT

The device types selected for this program were the Harris HM1-6504-2, 4 K CMOS static RAM, and the RCA CPD1802D, 8-bit CMOS microprocessor. (These device types will be referred to as the 6504 and 1802 throughout the remainder of this report.) The $6504 s$ and $1802 s$ were originally pıocured to the manufacturer's catalog specifications. The $6504 s$ are sealed in an 18 -pin cerdip package and specified over the full military temperature range ( $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ). The 1802 s are sealed in a $40-\mathrm{pin}$ side brazed package with guaranteed performance characteristics over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$.

Some of the devices used in the subsequent experiments and demonstrations had a history of prior environmental stress and accelerated temperature aging. However, the prior test history of devices in no way adversely affected the results obtained during this program.

Table 3-1 shows the number of devices allocated for each activity. Note that in addition to the devices used in the experiments/simulations and demonstration tests, five unstressed devices were assigned as "controls" to verify the automated test system stability.

### 3.2 INITIAL INSPECTIONS AND TESTS

External visual inspections of the 6504 s and 1802 s were performed to check device type, package style, lead finish, and markings. We then examined each device at $10 x$ magnification for damage to the package, package seals, and leads, per MIL-STD-883, Method 2009. All devices were satisfactory.

Following the visual inspections, we subjected all 6504 s and 1802 s to hermeticity testing according to MIL-STD-883, Method 1014, Conditions Al and C2.

| ACTIVITY | QUANTITY/PART TYPE |  |
| :---: | :---: | :---: |
|  | 6504 | 1802 |
| CONTROL GROUP | 5 | 5 |
| EYALUATION/REFINEMENT | 30 | 30 |
| OEMONSTRATION TEST | 25 | 25 |
| TOTAL |  |  |

For the 6504 s , we changed the failure criteria of the military standard to accept a high fine-leak rate ( $>5 \times 10^{-8} \mathrm{cc} / \mathrm{sec}$ ) as well as an apparent "fizzing" from the package seal area during the gross leak tests. The 6504 device manufacturer used a porous glass lead seal that trapped helium/fluorocarbon during hermeticity testing, and subsequently caused a "fizzing" that stopped after a few seconds (Reference 3). All 6504 s passed the leak tests with the changed failure criteria.

All l802s passed the fine leak test, but a single part (S/N 35) failed the gross leak test. The $S / N 35$ part later passed initial electrical tests and was used for demonstration testing to increase the probability of having a failure during the demonstration test.

### 3.3 INITIAL ELECTRICAL TESTS

Initial electrical tests consisted of the Group A inspections of the MIL-M-38510/239 (6504) and /470 (1802) specifications with exceptions as listed in Appendix B. Sixty devices of each part type were subjected to initial electrical testing at $25^{\circ} \mathrm{C}$, $125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$. All 6504 s passed the tests. However, five 1802 s failed various parameters (such as IDD, IOH, IIH, or VIC at $25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}$, or $-55^{\circ} \mathrm{C}$ ) and were used only in experiments or simulations.

### 4.0 STAGE II: evaluation and refinement of the basic concept

A review of the parallel test technique as described in Reference lindicated that the rollowing questions needed to be addressed:

1) What features are required in the fault-current detector?
2) How should failed devices be identified?
3) Are latch-up, noise, or damage due to excessive fault currents problems in parallel testing? If so, how can these problems be minimized or eliminated?
4) What is the optimum number of devices that can be tested in parallel?
5) How do clock rate and temperature affect the other test conditions? What are the clock rate and temperature limitations on parallel testing?

These questions and resulting refinements to the basic concept discussed in Section 2.0 are addressed in the next section. In the course of evaluating the various factors in parallel testing, exercise patterns were established and values were selected for clock rate, test temperature, support hardware such as resistors and capacitors, and voltage levels for the demonstration test. The selected test conditions are summarized in Section 4.2.

### 4.1 AREAS IDENTIFIED FOR FURTHER EVALUATION

The following areas were identified for evaluation: current detectors, failed device identification, latch-up, noise, potential device damage, number of parallel devices on test, failure simulations, current and voltage limiting, background current as a function of clock rate, background current as a function of temperature, and temperature effects on source and sink output current. These evaluations were not completely independent nor were they conducted in the order presented. For these reasons, test conditions are listed for each experiment conducted in the evaluations.

Before proceeding with the evaluations or discussing refinements to the basic concept, it will be helpful to establish a structure for subsequent discussions. Such a structure is provided in the parallel test circuit of the
previous Figure 2-1. The basic manner in which parallel testing is performed was briefly described in Section 2. Additional aspects of parallel testing now need to be introduced, including the input driver (Figure 2-1) and methods of failed device identification.

The input driver provides the functional test patterns at the selected clock rate and signal levels. The driver can also be instantaneously halted by a current detector signal. Thus, the current detector senses a fault condition and signals the driver to "halt" and retain the input conditions which resulted in the fault. The failed device will source or sink currents different from good devices and may therefore be isolated by measuring the drain and source currents on every device.

Measuring the individual device drain and source currents may be rapidly performed by measuring the voltage across current sensing resistors (RDD and $R_{S S}$ in Figure 2-1) using an automated system. Our Dynamic Life Test System (DLTS) described in Appendix $C$ is capable of performing this function. The DLTS is an 8080 microprocessor based system designed to exercise and continuously monitor microcircuits undergoing burn-in or life testing. In addition, the DLTS is capable of measuring all the current sensing resistor voltages and processing the measured voltages with a software routine to identify the failed device.

The next section describes the current detector evaluations.

### 4.1.1 Current Detector Evaluation

The purpose of the current detector is to accurately detect faults (abnormal current levels) and generate an alarm when faults occur. Faults must be detected rapidly in order to generate the "halt" signal sufficiently iast to stop the driver while the inputs are still in the state that resulted in the fault. The current detector is required to perform this fault detection function at clock rates of interest, to have sufficient threshold stability and noise immunity to avoid excessive false alarms, and have minimum impact on the circuits being measured. Minimal current sensing resistor values are desirable to avoid large Vod voltage transients due to current switching transients. Latch-up may occur if the voltage
transient lowers the $V_{D D}$ voltage below the input voltage. The current detector must also be capable of triggering if the current either exceeds a maximum threshold or falls below a minimum threshold. In addition, the thresholds must be easily adjustable to allow for flexibility in the selection of items which affect the error-free background current, such as clock rate, temperature, and device type.

Our initial current detector requirements were as follows:

| Clock Rate | 100 Hz to 1 MHz |
| :--- | :--- |
| Stability | 100 uA over 200 hours |
| Upper Current Threshold Limit | 62.5 mA |
| Lower Current Threshold Limit | 100 uA |

This section discusses the evaluation of four current detectors, including: the baseline detector (Reference 1), two types of level/window (comparator) detectors, and an operational amplifier detector. Also, a Hall effect device was evaluated as a means of eliminating the current sensing resistor (RPS) and its associated undesirable effects.

The operational amplifier window detector was selected for this program because it came the closest to meeting all the requirements. Its primary disadvantage was that it required a current sensing resistor with attendant switching transient noise and latch-up potential. Noise and latch-up potential can be minimized by optimizing the choice of the current sensing resistor value. Refinements were added to the operational amplifier detector to provide finer threshold adjustments and to prevent triggering on switching transients.

The baseline current detector, shown in Figure 4-l, was designed to discriminate between microamperes of background current and milliamperes of fault current. This detector works satisfactorily for devices when the background current is in the microampere range. However, at higher clock rates the background current is large enough to trigger the detector. For example, the background current for the 6504 s and 1802 s will be approximately 1 mA per device at 200 KHz (measurements discussed in Section 4.1.9), which is multiplied by the number of devices in


FIGURE 4-1. BASELINE CURRENT DETECTOR
parallel at the detector. Further, the baseline detector could not detect a reduction in background current and hence could not respond to an open $V_{D D}$ line. Therefore, since the baseline detector had a nonadjustable threshold and could not detect a decrease in current, it was eliminated from further consideration.

The level detector, shown in Figure 4-2, provides the capability for adjustable threshold levels and thus allows for higher background current. Also, by using two level detectors as a window detector (Figure 4-3), an alarm can be generated if the $V_{\text {RPS }}$ voltage level is outside the preset threshold levels $\left(V_{1}\right.$ and $\left.V_{2}\right)$. The problems with this detector were that the thresholds were not sufficiently stable and the detector was highly susceptible to false triggering from noise. The two level detector also has the inherent problem associated with a current sensing resistor, i.e., the large switching transients that could cause latch-up.

The operational amplifier window detector shown in Figure 4-4 was more stable and had a higher noise immunity than the two comparator detector (Figure 4-3). The operational amplifier window detector provides for setting the high comparator (Hicomp) threshold level and then setting the window width to obtain the low comparator threshold level. The detector operates as follows: The variable resistor voltage of the Hicomp is adjusted so that the output of Ul (Operational Amplifier 1) changes polarity when the algebraic difference between the $V_{\text {RPS }}$ voltage and the Hicomp voltage changes sign. Positive or negative feedback occurs through diode $D_{1}$ or $D_{2}$ to maintain the negative input terminal of $U 1$ at or near ground potential. The second operational amplifier determines whether the output of the first operational amplifier has changed polarity and whether it exceeds the window-width setting. When the input is more positive than the Hicomp voltage level, a negative output of Ul controls U2 (Operational Amplifier 2) through steering diode $D_{2}$ to cause the output of U2 to be negative. When the polarity change occurs, U2 switches its output level from negative to positive. U2 remains positive until the output of Jl , through the steering diode $D_{1}$, exceeds the window-width setting. U2 then reverts to its negative value. The operational amplifier detector met all of our requirements and had a higher noise immunity than the simple comparator detector. However, this detector also requires a current sensing resistor with its accompanying undesirable potential for noise-induced latch-up.


FIGURE 4-2. LEVEL (COMPARATOR) DETECTOR


FIGURE 4-3. INITIAL WINOOW (COMPARATOR) DETECTOR


FIGURE 4-4. OPERATIONAL AIPPLIFIER WINDOW DETECTOR

We also evaluated a Hall effect sensor to eliminate the current sensin resistor and its associated undesirable effects. Our survey of Hall effect sensor manufacturers disclosed that only F. W. Bell produced a device whose current range met our requirement ( 100 UA to 62.5 mA ). The IL-150 1 A devici detects dc or ac currents in the 100 mA range. All other manufacturers maki sensors for high current (10 A - 1000 A) applications. However, the F. W. sensor was too slow, and could successfully operate only at clock rates bell 500 Hz . As shown in Figure 4-5, settling times of 400 us and 600 us were ri for the Hall effect sensor to reach its final value following respective sti changes of 1 mA and 100 mA in the sensed current. The upper frequency 1 imi 500 Hz was derived from the measured response time. Consequently, despite desirable features, the Hall effect device was eliminated from further cons ation because of its inadequate frequency response.

As previously stated, the operational amplifier window detector shown Figure 4-4 was selected as the best compromise of all the current detectors evaluated because it has most of the desired features. Subsequently, three refinements were made to this window detector to improve testing effectiven and to aid in troubleshooting. The refinements, as depicted in the 6504 an current detectors shown in Figures 4-6 and 4-7, included the capability to: 1) mask the current detector output, 2) manually halt the driver, and 3) fi tune the comparator voltage levels. The first two refinements are closely related to features of our Dynamic Life Test System; however, the three cap. bilities should be generally applicable in any parallel test implementation

The capability to mask the current detector output was added so that $t$ drivers would not be halted under three conditions. First, to prevent dete triggering on transition noise spikes from halting the driver, an ERROR PUL signal was provided to mask the detector output during input transitions. Sécond, to allow completion of a functional pattern, the HALT DISABLE signa provided to mask the detector output from the time the driver is halted unt the next cycle. Finally, the DLTS MASK WINDOW DETECTOR signal was provided that the driver would not operate in an essentially static state which woul exist if one DUT continuously failed (See Appendix $C$ for details). An esse tially static state can occur because the time to run a functional test pal is much shorter than the time for the Dynamic Life Test System to isolate 1 failed device.


FIGURE 4-5. HALL DEVICE RESPONSE TIME


| CIRCUIT DESIGNATION | PART MUMBER |
| :--- | :--- |
| U1. U2 | OPT-15 |
| U3 | 7407 |
| $U 4$ | 7403 |
| $U 5$ | 7420 |
| $U 6$ | 743 |
| O1. 02, 03 | 19714 |
| Q1 | $2 N 2222$ |

(A) OUTPUT FROM THE OTHER 4 CURRENT detectoas are connected to the DTHER POSITIONS OF THE DIP SWITCH.

FIGURE 4-6. 6504 ENHANCED CURRENT DETECTOR CIRCUITRY


FIGURE 4-7. 1802 ENHANCEO CURRENT DETECTOR CIRCUITRY

The ability to manually halt the driver was also added to the basic window detector to establish the no-fault voltage levels for use in the fault isolation software. The fault isolation software uses the no-fault voltage levels to quickly determine that a "false halt" has occurred without searching for a failed DUT. The capability of the system to determine that a false halt has occurred without performing a search for the failed DUT reduces the fraction of test time that devices are in a static or halted condition due to noise-induced false halts.

Fine tuning for the comparator voltage levels was needed to allow adjustment of the current threshold to within $\pm 10$ UA. This capability was provided by altering the configuration of the window current detector. A 50 K ohm variable resistor was placed in parallel with each lOK ohm variable resistor. Then the $V_{\text {Hicomp }}+15 \mathrm{~V}$ supply point was set to ground to increase the resolution of $V_{\text {Hicomp. Also, the }} V_{W I N D O W}+15 \mathrm{~V}$ supply was reduced to 5 V to increase the $V_{\text {WINDOW }}$ voltage resolution. In addition, a switch was added between the current detector outputs and the HALT signal to aid in setting the comparator voltage levels. The switch prevents halting by other detectors and helps isolate hardware problems by isolating the detector output.

### 4.1.2 Failed Device Identification

The parallel testing technique must include a way to isolate failed devices economically when failures occur. Two techniques were evaluated for this purpose. The first technique (Figure 4-8) utilizes two current detectors per device, one to detect an abnormal drain current (IDD) and one to detect an abnormal source current (ISS). The second technique (Figure 4-9) is fundamentally the same as the baseline concept described in Section 2. It utilizes one current detector for several devices in parallel (a matrix). A "smart" system (such as our Dynamic Life Test System) is then used to isolate the failed device by making individual device current measurements.

The second technique (single-detector-per-matrix) was selected for this study primarily because of hardware simplicity compared to the other technique (two-detector-per-device) and because it could isolate a larger nunber of faults and fault combinations.


FIGURE 4-8. TWO-DETECTORS-PER-DUT PARALLEL TEST CONCEPT

figure 4-9. ONE-detector-PER-Matrix parallel test concept

The two-detectors-per-DUT technique operates as follows. If all devices are operating normally and corresponding outputs agree, then the IDD and ISS currents fall within a normal range which depends on clock rate, ambient temperature and supply voltage. If one device fails such that one of its outputs is different from the corresponding outputs of the other parallel devices, it will sink or source an abnormal current. The IDD or ISS current detector for the failed device instantaneously detects the abnormal current and provides an output signal to note this fact.

Further details of the operation of the two-detectors-per-DUT method are illustrated in Table 4-1. The voltage at $V_{D D}$ and $V_{S S}$ for five parallel devices with various output stuck conditions are listed in Table 4-1. (Note that the $V_{D D}$ operating voltage with no monitor error was set at $11.0 \mathrm{Vdc}$. .) The detector at $V_{D D}$ has its upper threshold set to 10.0 volts, and under conditions of a single stuck-at-zero ( $\mathrm{S}-\mathrm{A}-\mathrm{O}$ ), two $\mathrm{S}-\mathrm{A}-\mathrm{Os}$, or one $\mathrm{S}-\mathrm{A}-\mathrm{O}$ and one stuck-at-one (S-A-1), all five DUTs trip the 10 volt threshold setting. The additional information from the ISS detectors is required to isolate the failed device.

The primary advantage of the two-detectors-per-DUT technique is its ability to isolate a failed DUT instantaneously, while its primary disadvantages are hardware complexity, high cost, and inability to isolate all failures. Because two detectors per DUT are required, a 50-device test capacity would require 100 detectors (at an estimated hardware cost of $\$ 60.00$ per detector). The inability of this technique to isolate all combinations of functional failures can be concluded from the experimental data of Table 4-1 discussed earlier. Note the example in Table 4-1 where two devices fail in opposite states. The S-A-1 device does not have $V_{D D}$ and $V_{S S}$ levels sufficiently different from the corresponding levels for nonfailed devices to be detected by exceeding upper or lower current thresholds. The additional logic required for the two-detector-perOUT method to isolate failed devices is a major disadvantage.

The one-detector-per-matrix concept (Figure 4-9) operates as follows. A halt signal from the detector instantaneousily halts the driver due to an abnormal currentat VRPS (the DUTS are stopped in the state that the fault occurred). Next, the DLTS measures the $V_{D D}$ and $V_{S S}$ voltages of each DUT and processes

TABLE 4-1. $1802 V_{D D}$ AND VSS VOLTAGE LEVELS DURING S-A-O AND S-A-1 CONDITIONS AT $125^{\circ} \mathrm{C}$

| CONDITIONS | VOLTAGES | dut in the matrix |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 5 |
| 1 S-A-0 | $\begin{aligned} & V_{D D}(V) \\ & v_{S S}(m V) \end{aligned}$ | $\begin{array}{r} 9.13 \\ 273 \\ \hline \end{array}$ | $\begin{array}{r} 8.95 \\ 38 \end{array}$ | $\begin{array}{r} 8.94 \\ 44 \end{array}$ | $\begin{array}{r} 9.00 \\ 39 \end{array}$ | $8.94$ $40$ |
| $15-A-1$ | $\begin{aligned} & V_{D O}(V) \\ & V_{S S}(m V) \end{aligned}$ | $\frac{9.75}{28}$ | $10.96$ | $10.96$ | $10.96$ | $10.96$ $39$ |
| $\begin{aligned} & 1 S-A-1 \\ & \text { and } \\ & 1 S-A-0 \end{aligned}$ | $\begin{aligned} & V_{O D}(v) \\ & V_{S S}(m V) \end{aligned}$ | $\frac{8.27}{53}$ | $\begin{array}{r} 8.39 \\ 64 \end{array}$ | $\begin{array}{r} 8.37 \\ 68 \end{array}$ | 8.42 65 | $\begin{array}{r} 8.53 \\ 207 \\ \hline \end{array}$ |
| $2 \mathrm{~S}-\mathrm{A}-0 \mathrm{~S}$ | $\begin{aligned} & V_{D D}(V) \\ & V_{S S}(m V) \end{aligned}$ | $\begin{array}{r} 8.44 \\ 176 \\ \hline \end{array}$ | 8.24 45 | 8.22 54 | $\begin{array}{r} 8.47 \\ 157 \\ \hline \end{array}$ | $8.21$ $49$ |

NOTES:
$\gamma_{\text {ss }}$ is unoerlined to inoicate the s-a-o jut.
$\gamma_{00}$ is underlined to indicate the S-A-1 dut.
TEST CONDITIONS APPLY TO FIGURE 4-20
The vod current oetector locomp
voltage level $=10.1$ (the oetector triggers if $V_{j 0}<10.0 \mathrm{~V}$ ).
THE $V_{\text {SS }}$ CURRENT OETECTOR HICOMP
voltage level = 100 mV (The oetector triggers If $\mathrm{V}_{\mathrm{sS}}$ > 100 mV )
$V_{J O}$ (NO ERROR OPERATING VOLTAGE) $=11.0 V$
$R_{P S}=51$ OHMS, $R_{O D}=1 \mathrm{~K}$ OHMS, ANO $R_{S S}=100$ OHMS.
$C_{D S}=.033 \mu \mathrm{~F}$ AND $C_{S S}=.01 \mu F$.
$t_{i H}=11.0 \mathrm{~V}$
the data through a software routine to identify the failed device. The ability to analyze the measured $V_{D D}$ and $V_{S S}$ levels by an automated system allows all single and most multiple faults to be isolated. Failures are also distinguishable as a $S-A-0$ or a $S-A-1$ by this me thod. Although the two-detector-per-DUT me thod has the advantage of speed, the one-detector-per-matrix method has the advantages of less hardware complexity, reduced cost, and more comprehensive failed device isolation capability. Therefore, the one-detector-per-matrix method was selected as the best compromise between effectiveness and hardware cost.

### 4.1.3 Latch-Up

CMOS devices are known to have a tendency toward latch-up (Reference 4). A device in this condition could be destroyed by excessive currents or cause other testing problems. It was therefore considered necessary to characterize the 6504 and 1802 devices for latch-up to avoid the conditions that cause it. Two static experiments were performed for the 6504 s and a static and a dynamic experiment was performed for the 1802 s . One 6504 experiment determined as a function of temperature the amount $V_{D D}$ could fall below the input high level ( $V_{I H}$ ) without latchup. The other 6504 experiment determined as a function of temperature the amount the input low level ( $V_{\text {IL }}$ ) could be below $V_{S S}$ without latch-up. The static 1802 experiment was similar to the 6504 test to determine allowable Vod levels with respect to $V_{I H}$. No 1802 latch-up occurred in the static test, so a dynamic test was performed. Again, no latch-up occurred. However, after test conditions were established for the demonstration test, 1802 latch-up did occur. Additional 1802 experiments were then performed to eliminate the latch-up. Latch-up prevention for the 6504 was straightforward and made use of the experimental results presented below. Latch-up prevention for the 1802 s was also easily accomplished but required undesirable changes in the demonstration test conditions.

6504 Latch-Up Experiments - The first 6504 experiment was designed to measure as a function of temperature the amount $V_{D O}$ could fall below $V_{I H}$ without latch-up. To obtain this data, all inputs of a single device were held at 4.0 Vdc and $V_{00}$ was slowly lowered as shown in Figure 4-10A until the onset of latch-up was observed as a sudden decrease of $V_{D O}$ to approximately 2.0 Vdc . The results are shown in Figure 4-10B. It is noted in Figure $4-10 B$ that the amount $V_{D D}$ may drop below $\mathrm{V}_{\mathrm{IH}}$ without latch-up is about 0.6 volts at $125^{\circ} \mathrm{C}$ and decreases to less than 0.4 volts at $200^{\circ} \mathrm{C}$.

$V_{\text {PS }}$ CONNECTED TO THE CHANGING POWER SUPPLY
A) CIRCUIT DIAGRAM

B) LATCH-UP RESULTS

FIGURE 4-10. 6504 LATCH-UP AS A FUNCTION OF $y_{\text {DD }}$ AND AMBIENT TEMPERATIJRE

Another experiment was performed on the 6504 to determine as a function of temperature the amount $V_{S S}$ could be above $V_{I L}$ without latch-up occurring. For this experiment, all inputs of a single device were held at 0.0 Vdc (Figure 4-11), and VPS was adjusted to yield a VDD value of 5.5 Vdc with VSS equal to 0.0 Vdc . $V_{S S}$ was then raised in 100 mV increments from 0.0 Vdc to 1.0 Vdc , and $V_{D D}$ was measured at each value of $V_{S S}$. The results are shown in Table 4-2. Note that $V_{D D}$ drops when $V_{S S}$ exceeds the input voltage even though latch-up has not occurred. (The fact that latch-up did not occur was indicated by $V_{D D}$ returning to 5.5 Vdc when $V_{S S}$ was decreased to zero, wi thout removal of VPS.) Under normal operation, the input signals would consist of levels between zero and 4.0V. If the background level of $V_{S S}$ were higher than VIL, the background level of $V_{D D}$ could drop below $V_{I H}$ and result in latch-up. These conditions could occur for multiple-input devices where inputs may be at combinations of low and high levels. The results of Table $4-2$ were combined with the results of Figure $4-10 B$ to obtain the maximum value $V_{S S}$ can exceed the input low voltage level without latch-up. This computed value of ( $V_{S S}-V_{I L}$ ) for no latch-up is provided in Figure 4-12. Note in Figure 4-12 that the amount $V_{S S}$ can exceed $V_{\text {IL }}$ de ireases from about 0.6 volts at $125^{\circ} \mathrm{C}$ to about 0.4 volts at $200^{\circ} \mathrm{C}$.

The latter result concerning allowable $V_{S S}$ levels with respect to $V_{I L}$ was not needed for establishing demonstration test conditions, because it was later determined that 6504 S-A-0 faults could be isolated by using only the VOD levels. Therefore, a current sensing resistor (RSS) was unnecessary. However, the results of the former experiment indicated that latch-up on the 6504 could be prevented by insuring that the input voltages never exceeded $V_{D D}$ by 0.5 V or more.

Several drive networks (Figure 4-13) were evaluated for the 6504 to insure that the DUT input voltages not exceed $V_{D D}$ to avoid latch-up. Our final selection (Figure 4-13C) for the drive network minimizes false triggering of the current detector, and maintains driver operation if a DUT input shorts to ground. In addition, there are no space constraints of adding components to the driver board.

$v_{\text {SS }}$ CONNECTED TO THE CHANGING POWER SUPPLY

FIGURE 4-11. TEST CIRCUIT FOR 6504 LATCH-UP AS A FUNCTION OF $V_{S S}$

## TABLE 4-2. $V_{D D}$ VS. $V_{S S}$ FDR GROUNDED INPUTS AS A FUNCTIGiv OF TEilperature

| $v_{s s}$ | $V_{D D}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $175^{\circ} \mathrm{C}$ | $200^{\circ} \mathrm{C}$ |
| 0 mv | 5.51 V | 5.51 V | 5.51 V | 5.51 V | 5.51 V |
| 100 mv | 5.51 V | 5.51 V | 5.51 V . | 5.52 V | 5.51 V |
| 200 mv | 5.51 V | 5.51 V | 5.51 v | 5.51 v | 5.47 V |
| 300 mv | 5.51 V | 5.50 V | 5.47 v | 5.37 v | 5.13 V |
| 400 mb | 5.51 V | 5.33 V | 5.15 V | 4.77 v | 4.12 V |
| 500 mV | 5.51 V | 4.60 V | 4.04 V | 3.56 V | 2.78 V |
| 600 mr | 5.35 r | 3.33 V | 2.64 v | 2.00 V | 0.71 V |
| 700 mv | 4.64 V | 1.70 V | 1.15 V | 0.83 V | 0.72 V |
| 800 . | 2.91 V | 0.65 V | 0.64 v | 0.67 V | 0.71 v |
| 900 mV | 1.25 V | 0.63 V | 0.67 V | 0.72 V | 0.76 V |
| 1000 mv | 0.55 V | 0.67 V | 0.73 V | 0.78 V | 0.82 V |



FIGURE 4-12. 6504 LATCH-UP AS A FUnction OF $\mathrm{V}_{\text {SS }}$ And ambient temperature

A) TOTEM.POLE DAIVE NETWORK

B) OPEN-COLLECTOR DRIVE NE TWORK


FIGURE 4-13. 6504 DRIVE NETWORK USED TO REDUCE THE POSSIBILITY OF LATCH-UP

Initially, in evaluating the input networks to prevent 6504 latch-up, the main concern was to guarantee that at least 3.5 Vdc was available at the DUT inputs. However, preliminary experiments showed that the Figure 4-13A circuit was not acceptable because noise at the current detector ( $\mathrm{V}_{\text {RPS }}$ ) consistently caused the detector to falsely trigger. Although the manufacturer guarantees proper operation with the input voltage at 3.5 Vdc , we conservatively estimated that 4.0 Vdc was required for the parallel test application. As a result we evaluated the Figure 4-138 input network circuit. This circuit provides satisfactory results but requires additional space because it requires open collector driver outputs as well as the load resistors. Therefore, because the input network of Figure 4-13C provided satisfactory operation and did not pose a board space problem, it was selected for the demonstration test.

1802 Latch-Up Experiment - Latch-up on 1802s was investigated by performing an experiment similar to the first 6504 experiment to determine the amount $V_{D C}$ could be below $V_{I H}$ without latch-up. The static experiment was performed using the test setup of Figure 4-14 by providing a fixed buffered input voltage $V_{I H}$ at 10.0 Vdc and slowly reducing the supply voltage below $V_{I H}$. No latch-up occurred at any temperature, and the largest difference between $V_{I H}$ and $V_{D D}$ was approximately $0.7 V$. This is a result of current flow from inputs to $V_{D D}$ through forward biased diodes of the input protection network.

A dynamic test was then performed with the same result--no latch-up. The dynamic experiment was performed with the following test conditions: the high input voltage $\left(V_{I H}\right)$ level was set to 10.0 V with the ambient temperature at $200^{\circ} \mathrm{C}$ and the 1802 clock (Pin 1) of 1 MHz . V $\mathrm{V}_{\text {O }}$ was then slowly lowered. Latch-up was to be noted as a sudden voltage drop in the supply line to about 3 V , but no latchup occurred.

As noted earlier, 1802 latch-up did occur after the initial demonstration test conditions were established. The initial demonstration test conditions which resulted in 1802 latch-up were the combination of high ambient temperature $\left(200^{\circ} \mathrm{C}\right)$, long clock cycle time ( 80 us), certain input sequences (idle instruction), both $V_{D D}$ and $V_{I H}$ set to the same level ( 11.0 volts), and a large value for the RDD resistor ( 1000 ohms). Under these test conditions, a large voltage ripple appeared on $V_{00}$ and the magnitude of the ripple was significantly larger during the idle


FIGURE 4-14. 1802 CIRCUIT USED DURING THE LATCH-UP EXPERIMENTS
instruction. Experiments were performed to eliminate the latch-up by lowering the ambient temperature, reducing $V_{I H}$ to a level below $V_{D D}$, reducing the value of $R_{D D}$, and eliminating the input sequence which caused the largest switching currents (idle instructions). Values of these parameters which assured no latchup were: $125^{\circ} \mathrm{C}$ ambient temperature, $V_{I H}$ set to 10.0 volts, VDD set to 11.0 volts, an RDD value of 100 ohms, and elimination of the idle instruction. These changes worked for error-free operation, and provided the ability to detect one $S-A-O$ and one $S-A-1$.

### 4.1.4 Noise

Noise is an important issue in the parallel test technique because it can cause faulty operation or be the source of momentary signal levels that provide the conditions for latch-up. Four sources of noise were investigated: 1) output propagation delay mismatch, 2) $V_{I H}$ signal level compared to VDD, 3) voltage spikes on RSS due to switching currents, and 4) noise as a function of clock rate. It was concluded from this investigation that: 1) noise due to propagation delay mismatches was not a problem for the 6504 and was easily controlled for the 1802,2$)$ the best $V_{I H}$ level compared to VOD was found to be a compromise between high values for low noise and low values for latch-up prevention, 3) voltage spikes on RSS were large but easily controlled, and 4) noise was found to be constant as a function of clock rate. Details of the experiments performed that led to the conclusions are presented in the following paragraphs.

Propagation mismatch noise on the 6504 was anticipated to occur during output high-to-low transitions that commence 100 ns after chip enable goes low and that last approximately 80 ns . Variability in these transitions from device to device would be expected to cause some DUTs to sink or source a large current momentarily, conditions which would appear as a noise voltage at $V_{D O}$. To evaluate this hypothesis, the following experiment was performed at $25^{\circ} \mathrm{C}$. A single device (DUT), Figure $4-15$ ) was operated from a separate power supply to eliminate background noise normally present at $V_{\text {RPS }}$. The bypass capacitor across the ROD resistor connected to this single device was also removed to permit observation of the noise at the VOD pin. The noise level present at the VDDI pin (Node $A$, Figure 4-15) of this single device was noted when operated with no other devices in parallel. Then the noise level was noted when 22 additional devices were


NOTE: CORRESPONDING INPUTS AND
oUTPUTS ARE PARALLELED
ALL RDOS $=100 \Omega$ FOR THE 6504
AND $1000 \Omega$ FOR THE 1802
figure 4-15. test circuit for evaluating propagation delay noise ON THE 6504 AND THE 1802
operated in parallel as shown in Figure 4-15. A comparison of the two oscilloscope photos shown in Figure 4-16 indicates that the increase in noise from one DUT to 23 DUTs in parallel is negligible. Thus, it is concluded that propagation delay mismatches should not be a major source of noise for the 6504 in parallel testing.

A similar experiment with 1802s using the same circuit (Figure 4-15) showed a small increase in noise due to propagation delay mismatches. The upper oscilloscope photo of Figure 4-17 indicates approximately 700 mV of switching noise at $V_{D D}$ (Node A, Figure 4-15) for one 1802. The lower oscilloscope photo shows the slight increase in noise (about 100 mV ) at $V_{D D}$ when three other 1302 s are added in parallel. If the increase in noise from this source is linear, it could be 800 mV for 25 DUTs in parallel. Although an 800 mV noise level is a concern for latch-up or proper device operation, additional capacitance across $V_{D D}$ will easily reduce the noise to acceptable levels.

Subsequent to these findings, the circuit element (RDD, RSS, RPS) values shown in Figure 4-15 were modified for other purposes, and experiments with up to 25 1802s in parallel did not indicate a need for capacitance across.RDD.

The second noise source investigated occurs when the input high level ( $\mathrm{V}_{\text {IH }}$ ) is significantly lower than the $V_{D D}$ level. The magnitude of this noise source is important because the selected $V_{\text {IH }}$ levels will be a compromise between high values for low noise and low values to reduce the probability of latchup.

An experiment with five paralleled 6504s with $V_{D D}=5.5 \mathrm{Vdc}$ and ambient temFerature at $25^{\circ} \mathrm{C}$ indicated $\mathrm{I}_{\mathrm{DD}}$ noise levels of 260 uA peak-peak for $\mathrm{V}_{\mathrm{IH}}=4 . \mathrm{OV}$, and 425 uA peak-peak for $V_{I H}=3.0 \mathrm{~V}$. This noise resulted in false triggering of the current detector at the lower value of $V_{I H}$. Other experiments with five paralleled 1802 s resulted in proper detector operation for $V_{I H} \geq 10.0 \mathrm{~V}$ with $V_{D D}$ set to 11.0 Vdc . A satisfactory compromise between noise-induced false current detector triggering and latch-up was achieved by setting the $6504 \mathrm{~V}_{\text {IH }}$ level to 4.0 V with $V_{D O}$ at 5.5 Vdc and setting the $1802 \mathrm{~V}_{\text {IH }}$ level to 10.0 V with VDD at 11.0 Vdc .

b) TWENTY-THREE 6504 s IN PARALLE:

FIGURE 4-16. 6504 NOISE ON $V_{\text {DD }}$ DUE TO INCREASED NUMBER OF DEVICES AT $125^{\circ} \mathrm{C}$

a) ONE 1802

D) FOUR 1802s PARALLEL

FIGURE 4-17. 1802 NOISE ON $V_{\text {DD }}$ DUE TO PROPAGATION DELAY MISMATCHES AT $25^{\circ} \mathrm{C}$

The third source of noise investigated is caused by large switching current transients and was observed using a 10 ohm current sensing resistor (RSS) in the $V_{S S}$ line as shown in Figure 4-18. With five 6504 s in parallel as shown in Figure 4-18, one volt peak-peak voltage spikes were noted across RSS (Figure 4-19A). Two approaches were tested to eliminate this noise. First, a diode was placed across RSSI and it had a negligible effect on the noise (Figure 4-19B). The diode was then removed and a 0.01 uF capacitor was placed across RSSI, which eliminated the noise (Figure 4-19C).

The noise level as a function of frequency was determined by using the circuit of Figure 4-20. For twenty-three 6504 s in parallel, the noise level did not vary with frequency, and was about 1.5 volt peak-peak measured at $V_{\text {RPS }}$ at $500 \mathrm{~Hz}, 20 \mathrm{kHz}$, and 200 kHz . Circuit values for the 6504 experiment were: $V_{D D}=5.5 \mathrm{Vdc}, \mathrm{R}_{P S}=100$ ohms, $\mathrm{R}_{D D}=100$ ohms, $\mathrm{R}_{S S}=10$ ohms, $\mathrm{C}_{P S}=.03 \mathrm{uF}$, $C_{D D}=.0033 \mathrm{uF}$, and $C_{S S}=.01 \mathrm{uF}$, except that the $C_{D D 1}$ for the first DUT was zero. For twenty-one 1802 s operated in parallel, the noise level was also invariant with frequency and was 1.5 volt peak-peak measured at $V_{\text {RPS }}$ at frequencies up to 200 KHz . Circuit values for the 1802 experiment were the same as for the 6504 experiment, except that $V_{D D}=11.0 \mathrm{Vdc}$ and $R_{D D}=1000$ ohms. Therefore, it was concluded that noise level is not a frequency-limiting factor for parallel testing.

### 4.1.5 Evaluation of Potential Device Damage

Damage to a test device is possible if it is stuck at zero (S-A-0) or stuck-at-one (S-A-1) because it will source or sink large currents to or from the other device outputs paralleled with it. The magnitude of the stuck fault current increases with matrix size (number of paralleled devices). Therefore, experiments were performed to determine the extent of device damage due to stuck faults as a function of matrix size. These experiments consisted of two phases. The first phase determined worst case conditions of ouitput power dissipation (voltage and current levels) for different matrix sizes under static S-A-0 and $S-A-1$ output states. The second phase consisted of operating 6504 s and 1802 s at elevated temperatures and applying the fault currents measured during the first phase. The results indicated that 6504 damage was unlikely but that 1802 s would be damaged if $S-A-0$ and left on test for times on the order of 60 to 300 hours.


NOTE: CORRESPONDING INPUTS AND
outputs are paralleled
$V_{D D}=5.5 \mathrm{~V}$
$R_{P S}=100 \Omega . R_{D D}=470 \Omega . R_{S S}=10 \Omega$
$C_{P S}=.03 u F, C_{D D}=.0033 \mathrm{uF}$, and $C$ ss $=.01 \mathrm{uF}$

FIGURE 4-18. CIRCUIT FOR CHECKING NOISE AT $V_{S S}$

a) NO CAPACITOR OR OIOOE ACROSS R SSI

b) DIODE ACROSS $R_{S S I}$

c) . OL LF CAPACITOR ACROSS $R_{S S}$ I

FIGURE 4-19. 6504 WAVEFORHS OF $V_{\text {SS }}$ NOISE




FIGURE 4-20. NOISE :IEASURE:FENT CIROUIT.

The measured output currents and the computed output power dissipations due to a S-A-0 and a S-A-1 for the first phase 6504 and 1802 experiments are shown in Tables 4-3 and 4-4. It is noted that the output current of stuck devices exceeds the manufacturer's specifications for output low and output high currents, 2 mA and -1 mA respectively for 6504 s , and 1.7 mA and -0.54 mA respectively for 1802 s . The subsequent phase two damage experiments were performed at $175^{\circ} \mathrm{C}$ for the 6504 s and at both $150^{\circ} \mathrm{C}$ and $200^{\circ} \mathrm{C}$ for the 1802 s . Two to three devices were tested at each S-A-0 and S-A-1 condition. Test results (Table 4-5) indicate no damage or degradation to the 6504 s after 280 hours of operation with the worst case ( 25 device matrix) S-A-0 and S-A-1 conditions. The "no damage or degradation" conclusion was based on before and after electrical measurements and high magnification optical examinations of the die. Test results for 1802 s operated at $200^{\circ} \mathrm{C}$ indicated no damage or degradation for the $S-A-1$ condition but damage in every case for the S-A-0 conditions. Typical damage to 1802 s in the stressed areas is shown in the Figure 4-21 die photographs. Table 4-5 also includes 1802 results for two added experiments, one for a simulated matrix size of three at $200^{\circ} \mathrm{C}$ and one for a simulated matrix size of 25 at $150^{\circ} \mathrm{C}$. The latter two experiments were added to determine if a smaller matrix size or lower operating temperature would eliminate the occurrence of damage. As noted in Table 4-5, damage occurred at the se conditions also.

In conclusion, no damage or degradation due to $S-A-0$ or $S-A-1$ faults was observed in 6504 s , but was observed in 1802 s . The severity of the damage to 1902 s at $200^{\circ} \mathrm{C}$ was more pronounced in devices that were stressed with higher $S-A-0$ currents, i.e., simulating matrices of thirteen and twenty-five devices. The devices that were operated at $150^{\circ} \mathrm{C}$ showed similar open and degraded outputs as the 1802 s operated at $200^{\circ} \mathrm{C}$, but required a longer time before the failures were observed. The experiment showed that the $S-A-1$ condition is not likely to damage a test device, but that the $5-A-0$ condition is highly likely to damage a device, even with a matrix size as smallas three devices in parallel, if the test time is sufficiently long.

### 4.1.6 Matrix Size

The number of paralleled DUTs (matrix size) to be used for the demonstration test was selected after evaluating the following characteristics: 1) potential for latch-up, 2) potential for damage to failed devices left on test, 3) testing

TABLE 4-3. COMPARISON OF 6504 OUTPUT CURRENT AND POWER DISSIPATION FOR DIFFERENT MATRIX SIZES (SINGLE ERROR) AT $175^{\circ} \mathrm{C}$

| TESt Parmater | MATRIX SIZE |  |  |
| :---: | :---: | :---: | :---: |
|  | FIVE OUTS Im Parallel. | THIRTEEN DUTS <br> Im Parallel | TWENTY-FIVE JUTS <br> in Parallel |
| HAXIMUM OUTPUT SINK CURRENT THROUGA A DEVICE STUCK-AT-2ERO | 20.3 an | 22.2 ma | 28.0 m |
| maximum outpit source current through a device stuck-at-one | 4.3 ma | 4.4 ma | 4.4 ma |
| MAXIMUM OUTPUT POMER DISSIPATION ON THE OUTPUT CIRCUITRY FOR A STUCX-AT-ZERO | 46.7 ml | 57.7 mm | 86.8 mw |
| MAXIMJM OUTPUT POWER DISSIPATION ON THE OUTPUT CIRCUITRY FOR A STUCK-AT-OME | 19.7 mm | 20.7 mm | 21.2 m |

NOTE: TEST CONDITIOMS APPLY TO THE CIRCUIT OF FIGURE 4-9 YOD (NO ERROR, OPERATIMG YOLTAGE) $=5.5 Y$ Rgs $=100$ ohms, $R_{O D}=470$ ohws, and RSS $=10$ ohens

TABLE 4-4. COMPARISON OF 1802 OUTPUT CURRENT AND POWER DISSIPATION FOR DIFFERENT MATRIX SIZES (SINGLE ERROR) AT $200^{\circ} \mathrm{C}$

| test parameter | FIVE DUTE in parallel | THROSM IN PARALLE: |  |
| :---: | :---: | :---: | :---: |
| maximum dutput sink current through A DEVICE STUCK-AT-ZERO | 15.9 ma | 23.6 mA | 24.1 ma |
| maximum output source curreat thpough A OEVICE STICK-AT-ONE | 3.8 mA | 3.8 mA | 3.8 ma |
| maximum outbut poner oissipation ION THE GUTPIJT CIRCUITRY FOR A STUCK-AT-2ERO | 53.0 mm | 125.0 mm | 140. ${ }^{\text {a }} \mathrm{m}$ |
| maximum output poner oissipation ON THE OUTPUT CIRCUITRY FOR jSTUCK-AT-DNE | 21.0 mm | 21.0 mm | 21.2 mm |
| $\begin{array}{ll} \text { NOTE: } & \text { TEST VALUES APPLY TO THE CIRCUIT } \\ & \text { YOD }^{\text {INO EPROR. OPERATING VOLTAGE }} \\ & R_{P S}=100 \text { OHMS. RDO }=1 \times \text { OHASS, } \end{array}$ | $\begin{aligned} & \text { Fl GURE } 4-0 \\ & 11.0 \text { VOC } \\ &= 10 \text { OMms } \end{aligned}$ |  |  |

TABLE 4-5. EXPERIMENTAL DAMAGE RESULTS FOR S-A-O AND S-A-1 AT high tenperatures

| DEVICE | TEMPERATURE | OUTPUT STATE | SIMULATE MATRIX SIZE | OUTPUT CURRENT | TEST DURATION (HOURS) | OUTPUT DA:AAGE (HOURS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6504 | $175^{\circ} \mathrm{C}$ | S-A-1 | 25 | -4.4 MA | 280 | NONE |
|  | $175^{\circ} \mathrm{C}$ | S-A-0 | 25 | 28.0 MA | 280 | NONE |
| 1802 | $200^{\circ} \mathrm{C}$ | S-A-1 | 25 | $-3.75 \mathrm{~mA}$ | 400 | NONE |
|  | $200^{\circ} \mathrm{C}$ | S-A-0 | 3 | 8.6 MA | 360 | 283 |
|  | $200^{\circ} \mathrm{C}$ | S-A-0 | 5 | 16.0 MA | 400 | 160 |
|  | $200^{\circ} \mathrm{C}$ | S-A-0 | 13 | 23.6 MA | 400 | 136 |
|  | $200^{\circ} \mathrm{C}$ | S-A-0 | 25 | 24.1 mA | 400 | 64 |
|  | $150^{\circ} \mathrm{C}$ | S-A-0 | 25 | 29.8 MA | 400 | 192 |

NOTE: TEST CONDITIONS APPLY TO THE CIRCUIT OF FIGURE 4-9.
6504: $V_{D D}$ (NO ERROR OPERATING VOLTAGE) $=5.5 \mathrm{~V}$
$R_{P S}=100$ OHMS, $R_{D D}=470$ OHMS, $R_{S S}=00 H M$
1802: $V_{D D}$ (NO ERROR OPERATING VOLTAGES) $=11.0 \mathrm{~V}$
$R_{P S}=100$ OHMS, $R_{D D}=1000$ OHMS, $R_{S S}=10$ OHMS


FIGURE 4-21. OPTICAL PHOTOGRAPH OF 1802 OUTPUT DA:IAGE
effectiveness, 4) detectable errors, 5) number of chassis input wires, and 6) number of voltage measurements required to isolate a failed device. The objective was to maximize the number of DUTs in parallel, up to the program requirement of 25 DUTs, while ensuring proper device operation at elevated temperatures. Five DUTs in parallel was the minimum number considered, as fewer than five would probably eliminate the benefits of parallel testing. Three matrix sizes were evaluated: 5,13 , and 25 devices in parallel. A chassis configuration of five matrices of five paralleled devices was selected for both the 6504 and the 1802 for the following reasons, given in descending order of importance:

> 6504 - 1) Minimize latch-up potential
> 2) Minimize potential damage to failed devices
> 3) Minimize driver halts
> 4) Minimize measurements to isolate failed devices
> 1802 - 1) Minimize potential damage to failed devices
> 2) Minimize latch-up potential
> 3) Minimize driver halts
> 4) Minimize measurements to isolate failed devices

The characteristics affected by matrix size are discussed further in the following paragraphs.

To prevent latch-up, the value of. $V_{D D}$ must be maintained above some critical value. For the 6504 test conditions noted in Table 4-6, the five-device matrix is clearly the best choice, because for the other choices, $V_{D D}$ falls below the critical value when errors are present (an error occurs when one DUT output is different from the other device outputs in the matrix). Considerations of latch-up prevention also led to the choice of a small $R_{D D}$ value in order to prevent $V_{D D}$ from falling too low. The value of RDD based on the criteria of preventing latch-up did not provide sufficient resistive current limiting to insure no damage to stuck devices.

Potential damage to failed devices left on test was discussed in detail in the previous Section 4.1.5. It was noted that the output current for a device S-A-O increased with matrix size and exceeded the manufacturer's specification

TABLE 4-6. 6504 MATRIX SIZE COMPARISON

| CHARACTERISTIC | matrix size |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | five duts IN Parallel | THIRTEEN DUTS in parallel | TMENTY-FIVE in parallel | COMMENTS |
| minimum voo voltage when errors are present | 4.4 V | 3.9 V | 3.49 V | LATCHING MAY OCCUR IF VDD 4.0 V |

note: values apply to the circuit of figure $4-20$ VOD (NO ERROR, OPERATING VOLTAGE) $=5.5 \mathrm{VAc}$ $R_{P S}=51$ ohms, $R_{D D}=100$ ohms, $R_{S S}=10$ ohms. $C_{P S}=.03 \mathrm{UF}, \mathrm{C}_{D D}=.003 \mathrm{UF}$, and $\mathrm{C}_{S S}=.01 \mathrm{UF}$
even for five devices in parallel, for both the 6504 and the 1802. Therefore, the choice of a matrix of five paralleled devices minimized but did not eliminate the potential for damage.

Another reason for the selected configuration relates to testing effectiveness. A failed device causes frequent driver halts, which could occur every clock cycle for some stuck faults. Measuring the supply pins of the DUTs to isolate the failure may take 10 to 50 seconds depending on the settling time, the number of failed devices, and the number of parts in each matrix. Ten to 50 seconds is long compared to the clock cycle time (up to 100 us). Therefore, a failed device left on test could cause all other devices in the chassis to operate basically in a static state. To keep the driver from staying in this static state, the capability of masking the window detectors was added to the software and hardware. This capability was combined with separate input buffering (1802 only) for the inputs of each matrix to make it possible for DUTs in matrices containing no failed DUTs to function normally. The choice of five groups of five matrices therefore minimizes the effect of continuous halting for $80 \%$ of the DUTs. (Further details of how the current detector masking is applied are provided in Appendix C.)

Considerations that include detectable errors, number of chassis input wires, and number of voltage measurements to isolate a failed device as a function of matrix size are summarized in Tables $4-7$ and $4-8$. These considerations were important to test efficiency and hardware cost, but were not driving factors in the choice of matrix size. In these comparisons, the number of matrices required to make up a chassis count of 25 DUTs were important to the results. For example, 5 matrices of 5 paralleled devices, 2 matrices of 13 paralleled devices, or 1 matrix of 25 paralleled devices are required to make up the chassis count of 25 devices on test. Error detection efficiency was slightly fower for the five DUT matrix configurations, but failed device isolation efficiency was by far the best for this configuration. The greater number of wires through the oven interface for the five DUT matrix configuration is a clear disadvantage over other matrix sizes, but this is true only if the matrix inputs are separately buffered. Separately buffered matrix inputs were used for the 1802 s to reduce latch-up potential, but were not required for the 6504 s .

TABLE 4-7. COMPARISON OF 6504 CHASSIS CONFIGURATION

| Characteristic | CHASSIS COMFIGURATION |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 5 \text { MATRICES, } \\ & \text { EACH CONTAINING } \\ & 5 \text { OUTS } \end{aligned}$ | 2 MATRICES. EACH CONTAIHING 13 DUTS | 1 MATRIX CONTAIMING 25 DUTS |  |
| If the compare data signal $1 /$ is sent to the dits $2 /$ the maximum number of defectable ERRORS PER CHASSIS DURING: <br> a) ONE CHIP EMABLE CYCLE <br> D) Different cycles | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ | $\begin{aligned} & 24 \\ & 26 \end{aligned}$ | $\begin{aligned} & 24 \\ & 25 \end{aligned}$ | aSSumes no latch-up AND AT MOST FOUR FAILURES PER DUT CYCLE |
| if the compare data sigmal is not sent to the dits, the maximum number of detectable IERORS PER CHASSIS DURING: <br> a) ONE CHIP EMABLE CYCLE <br> b) DIFFERENT CYCLES | $\begin{aligned} & 10 \\ & 25 \end{aligned}$ | $\begin{aligned} & 12 \\ & 26 \end{aligned}$ | $\begin{aligned} & 12 \\ & 25 \end{aligned}$ | ASSUMES NO LATCH-UP and less than one half OF THE OUTS FAIL PER DUT CYCLE |
| number of input hires through OVEN DOORS | 14 | 14 | 14 | all deyice inputs in CHASSIS PARALLELED |
|  | 70 | 28 | 14 | separate paralleled inputs for each matrix |
| number of voltage measurements to isolate failed device | 10 | 15 | 26 | ASSUMES NO RSS RESISTOR and one matrix contains FAILED DUT(S) |

notes:
$1 /$ ThE COMPARE DATA SIGNAL is oISCUSSED in appendix b.
I/ THIS TECHNIQUE WILL ONLY WORK WITH A ONE OUTPUT DEVICE.

TABLE 4-8. COMPARISON OF 1802 CHASSIS CONFIGURATION

|  | CHASSIS CONFIGURATION |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTIC | 5 MATRICES EACH CONTAINING 5 DUTS | 2 MATRICES, EACH CONTAINING 13 DUTS | $\begin{gathered} \text { I MATRIX } \\ \text { CONTAINING } \\ 25 \text { DUTS } \end{gathered}$ |  |
| maximum number df detectable ERRORS/CHASSIS DURING: <br> a) ONE CLOCK CYCLE <br> b) DIfferent cycles | $\begin{aligned} & 10 \\ & 25 \end{aligned}$ | $\begin{aligned} & 12 \\ & 26 \end{aligned}$ | $\begin{aligned} & 12 \\ & 25 \end{aligned}$ | ASSUMES NO LATCH-UP AND AT MOST FOUR FAILURES PER DUT |
| MUMBER OF WIRES THROUGH OVEN INTERFACE | 90 | 36 | 18 | seperate paralleled <br> inputs for each matrix |
| number of voltage measurements to isolate falled deyice | 15 | 28 | 51 | ASSUMES ONE MATRIX CONTAINS FAILED DUTS |

### 4.1.7 Failure Simulations

Stuck-at-zero (S-A-0), stuck-at-one (S-A-1), and open circuit simulations were performed to identify the functional failures detectable by the parallel test method. Tests were performed with five devices operated in the parallel configuration shown in the previous Figure 4-20. Test conditions for 6504 s included a chip enable time of 5 us and the circuit element values listed in Figure 4-20, except that RDD was 470 ohms. For the 1802 tests, the clock cycle time was 2 us, $R_{D D}$ was 1000 ohms and $C_{D D}$ was removed. Generally, this simulation showed that the detectable faults included input opens, output shorts, inputs or outputs stuck high, and all faults for dual purpose input/ output pins. Input shorts and output opens are not detectable (except for dual purpose input/output lines) with devices paralleled in the Figure 4-20 configuration. In this configuration, corresponding inputs and outputs are directly connected in parallel without buffering or isolation. Thus, an input short on one device shorts the corresponding inputs of all paralleled devices, and no detectable error is produced.

To determine the 6504 functional failures detectable by the parallel method, the pins on one of the paralleled devices were shorted to ground ( $V_{S S}$ ), opened, and shorted to the supply voltage ( $V_{D D}$ ), one pinat a time. As shown in Table 4-9, an error was not detected for an address, control, or data signal shorted to ground. In addition, an open control or data out signal did not result in an error indication. Finally, all combinations of 6504 signals shorted to $V_{0 D}$ caused latch-up in other divices in the matrix. Latch-up occurred when the shorted signal's voltage level was higher than the other $V_{D D}$ voltage levels (the shorted signal's voltage level is transferred to the other devices in the matrix because all corresponding input signals are wired in parallel).

The 1802 functional failures detectable by the parallel method were simulated in the same manner as above. As shown in Table 4-10, except for the WAIT signal, all control signals shorted to ground as well as open outputs could not be detected. Also, for $V_{D D}$ open, no error was detected because at least three input signals were always high, keeping the input protection diodes (Figure 4-22) forward biased. However, an error was detected each time an 1802 input line was shorted to $V_{D D}$.

TABLE 4-9. 6504 FAULT SIMULATION RESULTS

| $\begin{gathered} 6504 \\ \text { pIN } \\ \text { Function } \end{gathered}$ | FROLT SIMULATIONS D |  |  |
| :---: | :---: | :---: | :---: |
|  | SHORTED TO GROUND | $\begin{aligned} & \text { 6504 PIN } \\ & \text { OPENDD } \end{aligned}$ | $\begin{aligned} & \text { 6504 PIN } \\ & \text { SHORTED TO } V_{30} \quad 2 \\ & \hline \end{aligned}$ |
|  | ERROR IETECTED | ERROR JETECTED | ERROR DETECTED |
| $A_{0}-A_{11}$ | 4/ | $x$ | $x$ |
| $\overline{\mathrm{E}}$ |  |  | $x$ |
| $\bar{\square}$ |  |  | $x$ |
| 3 |  | $x$ | $x$ |
| 0 | $x$ |  | $\chi$ |
| $v^{20}$ | $x$ | $x$ | N/A ${ }^{3 /}$ |
| $v_{\text {SS }}$ | N/A ${ }^{3 /}$ | $x$ | X |

mores
1/ galpat or checkerboaro pattern provice shme results
2/ 6504 LATCK-UP
m/a - mot applicable
decoder proclems are oetectable
TABLE 4-10. 1802 fault Sifulation results

| $\begin{gathered} 1802 \\ \text { PIN } \\ \text { FUMCTION } \end{gathered}$ | FAult Simulation $1 /$ |  |  |
| :---: | :---: | :---: | :---: |
|  | 1802 PIN SHORTED TO GROUNO | $\begin{aligned} & \text { 1802 PIN } \\ & \text { OPENED } \end{aligned}$ | $\begin{aligned} & 1802 \text { PIN } \\ & \text { SKORTED TO VDD } \end{aligned}$ |
|  | ERROR DETECTED | ERROR DETECTED | ERROR DETECTED |
| CLOCK |  | $x$ | $x$ |
| WATt | * | $x$ | v/A |
| $\overline{C L E A R}$ |  | $\chi$ | X |
| Q | $x$ |  | * |
| SCO. SCl | $x$ |  | x |
| $\overline{\text { MRD }}$ | $x$ |  | * |
| BUS 0-7 | $x$ | $\times$ | $\times$ |
| $v_{\text {CC }}$ | x |  | N/A |
| $\mathrm{N}_{0}-\mathrm{N}_{2}$ | x |  | $\chi$ |
| $v_{S S}$ | N/A |  | $x$ |
| EFI, EF2 | x | $x$ | $\underline{3}$ |
| EFJ. EF4 | $\pm$ | $\times$ | $x$ |
| צ 40 -7 | x |  | $x$ |
| TPA, TPB | x | x | x |
| $\overline{M R}$ | $\chi$ |  | $\chi$ |
| $\overline{\text { INT }}$ |  | $x$ | x |
| JMA - IN/OUT |  | $\chi$ | $x$ |
| $\overline{\text { TAL }}$ | $x$ |  | $x$ |
| $v_{00}$ | X | $\chi$ | V/A |

VOTES

? v/A - VOT APPL:OABLE
3/ OM FINCTIDN SONAETES •- ? . 2



$\overline{\text { DMA-IN }}$, $\overline{\text { DMA-OUT }}, \overline{\text { INTERRUPT }}$, a $\overline{\text { CLEAR }}$ :NPJTS

FIGURE 4-22. 1802 INPUT PROTECTION CIRCUIT

### 4.1.8 Current and Voltage Limiting

Standard laboratory provisions for current and voltage limiting for protecting the devices-under-test were used during the demonstration test. Current limiting was provided by the combination of the RPS and RDD resistors (Figure 4-9), while voltage limiting was provided by the built-in voltage limiting feature of the Lambda power supply.

The initially selected values of RPS and RDD provided sufficient current limiting (except for $\mathrm{S}-\mathrm{A}-0 \mathrm{~s}$ ). However, higher priority considerations to prevent latch-up and detect S-A-1 faults as discussed in Sections 4.1.3 and 4.1.11, drove the choice of values for $R_{P S}$ and $R_{D D}$ to a combination of values that provided insufficient current limiting. Therefore, for the parallel test implementation used in this project, damage prevention was to be accomplished by removing power from the affected DUTs.

Voltage limiting was provided by the Lambda voltage supplies, which have builtin voltage limiting capability. The 6504 and 1802 driver and DUT over-voltage cutoffs were set 0.5 V above their demonstration test settings. Therefore, if a voltage supply increased above the over-voltage level for any reason, the supply would turn off and the DUTs would be protected.

### 4.1.9 Background Current as a Function of Clock Rate

Characterizing the operating current as a function of clock rate is important because detecting errors is performed by noting changes from the error-free supply current level. This data was needed to assist in selecting resistor values ( $R_{P S}, R_{D D}, R_{S S}$ ) to control $V_{D D}$ level changes and set the current detector sensitivity. The $V_{D D}$ voltage level will rise when a false halt occurs (the driver stops when no functional error is.present) and must be controlled so that $V_{D D}$ does not exceed the manufacturer's maximum operating supply voltage level. The VDD voltage level will also drop when a functional error occurs, and to prevent latch-up the $V_{D D}$ voltage level must not be allowed to fall to a level lower than the input high voltage level.

The results of our experiments to characterize device operating current as a function of frequency are shown in Figure 4-23. These graphs were obtained by measuring the operating current ( $I_{D O}$ ) in a single device at room temperature while varying the operating frequency between dc (driver halted) and 200 kHz . It is noted that the device current increases approximately one order of magitude as the operating frequency is increased from dc to 200 KHz .

### 4.1.10 Background Current as a Function of Temperature

As ambient temperature increases from $25^{\circ} \mathrm{C}$, the background current will at first decrease and then rise for both the 6504 and the 1802 . These background current changes are important because the comparator voltage levels in the detector must be set after $\Gamma$-s reach the test temperature and VDD supply levels are set.

The experimental results shown in Figure $4-24$ for the 6504 were obtained for a chip enable (CE) cycle of 5 us. Current values were computed from the voltage drop across a 470 ohm RDD resistor. Subsequent to these tests, a CE cycle time of 100 us was established for the demonstration test, which results in a downward shift of the background current vs. temperature function by a factor of 2.5 from the Figure 4-24 levels.

Figure 4-25 shows the 1802 experimental results. These results were obtained for a clock cycle of 1 us with the current computed from the voltage drop across a 1000 ohm RoD resistor. Subsequently, a clock cycle time of 80 us was established, resulting in a downward shift of the background current vs. temperature function by a factor of 14 from the Figure 4-25 levels.

### 4.1.11 Temperature Effect on the Source and Sink Output Current

As the ambient temperature rises above $25^{\circ} \mathrm{C}$, a CMOS output is unable to source or sink as much current as it didat $25^{\circ} \mathrm{C}$. It is important to know the magnitude of these current changes because they result in reduced error currents for stuck faults and the current detector must be sufficiently sensitive to detect the reduced error currents at elevated test temperatures.


FIGURE 4-23. 6504 AND 1802 OPERATING CHARACTERISTICS


FIGURE 4-24. 6504 BACKGROUND CURRENT VS. TEMPERATURE


FIGURE 4-25. 1802 BACKgROUND CURRENT VS. TEMPERATURE

For a 6504 matrix of 25 devices at $25^{\circ} \mathrm{C}$, the output is able to source an sink 5.2 mA and 49 mA , respectively. At $175^{\circ} \mathrm{C}$, these values drop to 4.4 mA a 28 mA respectively. For an 1802 matrix of 25 devices at $25^{\circ} \mathrm{C}$, the output is to source and sink 4.7 mA and 50 mA , respectively. However, at $200^{\circ} \mathrm{C}$, the se drop to 3.79 mA and 24.1 mA , respectively. Test conditions for these measure were previously noted in Tables 4-3 and 4-5. These results indicate that the required current detector sensitivity is established by device source current capability at elevated temperature. We obtained the required current detecto sensitivity by setting the current sensing resistor RPS to 270 ohms for 6504 s and to 150 ohms for 1802 s . These resistance values resulted in reliable dete of S-A-1s at elevated temperatures.

### 4.2 DEMONSTRATION TEST CONDITIONS

Table 4-11 presents a summary of the selected demonstration test conditi for each part type. Also, the selected bias circuits for the 6504 and 1802 a shown in Figures 4-26 and 4-27, respectively. The various choices required f the demonstration test and rationale for their selected values were:

Number of Paralleled Devices and Chassis Configuration - The configurati of five groups of five paralleled devices was a compromise between small numb of paralleled devices to prevent latch-up and minimize damage to failed devic left on test, and large numbers of paralleled devices to minimize test hardwa

Ambient Test Temperature - The maximum ambient temperature for error-fre operation was initially selected for both device types. However, for the 180 latch-up occurred at the initially selected $200^{\circ} \mathrm{C}$ temperature. The maximum ambient test temperature that assured no 1302 latch-up, $125^{\circ} \mathrm{C}$, was then selec

Input High Voltage ( $V_{I H}$ ) Levels - Values were selected based on a compromise between low values for latch-up prevention and high values for minimu noise.

Cycle Time - The minimum values were selected that would assure adequate circuit settling time such that a fault could be detected and the driver halt to preserve the input conditions that resulted in the fault.

TABLE 4-11. 6504 AND 1802 DEMONSTRATION TEST LONDITIONS

| condition | 6504 | 1802 |
| :---: | :---: | :---: |
| quantity tested | 25 | 25 |
| matrix size | 5 | 5 |
| ambient test temperature | $175^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ |
| SUPPLY VOLTAGE (VODi - | 5.5 Vac | 11.0 Vac |
| InPut voltage ( $\mathrm{V}_{\mathrm{I}}$ ) | 4.0 V | 10.0 V |
| CYCLE TIME | 100 us | 80 us |
| pattern or instruction seouence | galpat | EXERCISES ALL 000 NUMBER INSTRUCTIORS |
| TEST CIRCUIT COMPONENTS $2 /$ |  |  |
| RESISTORS |  |  |
| RPS | 270 ohms | 150 ohms |
| 200 | 100 onms | 100 ohms |
| RSS | N/A 3/ | 10 ohms |
| CAPACITORS |  |  |
| Cps | . 003 uf | . 003 uF |
| Cod $\mathrm{C}_{\text {SS }}$ |  | N/A ${ }^{\text {a }} 1$ |

note:
1/ VOLTAGE LEVELS FOR : IO FAULTS OR EROOPS.
द/ REFER TO FIGURE 4-20.
3/ NOT APPLICABLE.
4/ IN ADOITION TO CDD, A 1000 DF CAPACITOP IS COMAECTED FROI: ICC TO GROUND IN THE 6504 BIAS CIRCL:T, F: JURE 4-26.


FIGURE 4-26. 6504 BIAS CIRCUIT


FIGURE 4-27. 1802 BIAS CIRCIJIT

Patterns or Instruction Sequence - The GALPAT (N2) pattern was selected for the 6504 as the most comprehensive test pattern and because test time was not limited. The MIL-M-38510/47001 burn-in circuit instructions were initially selected for the 1802, but the even-numbered instructions were subsequently deleted to eliminate the idle instruction $\left(0 O_{H}\right)$, which caused large switching currents and contributed to 1802 latch-up.

Test Circuit Resistor and Capacitor Values - Values for Rps were the minimum values which permitted reliable detection of stuck high faults. Values for $R_{D D}$ were the maximum values which allowed latch-up free operation. The value for RSS was the minimum value for reliable isolation of stuck low failed devices. Capacitance values were based on a compromise between large values for minimum noise and small values for short clock cycle time.

### 5.0 STAGE III: DEMONSTRATION TESTING

Demonstration tests were performed to examine the functionality of parallel testing for reliability characterization and burn-in of CMOS LSI microcircuits. Improvements and refinements of the basic concept that were identified in Section 4 were incorporated for the demonstration tests.

### 5.1 APPROACH

Our approach to the test objectives was to conduct a 500-hour demonstration test at elevated ambient temperatures while continuously monitoring device-undertest status with our Dynamic Life Test System (DLTS). Interim electrical measurements of device performance and simulations of stuck-at-zero ( $5-A-0$ ) and stuck-atone ( $S-A-1$ ) faults were also performed.

The demonstration test consisted of a single elevated-temperature dynamic bias test cell for each device type using the bias circuits of previous Figures 4-26 and 4-27. Twenty-five of each device type that passed initial electrical tests were operated for 500 hours at the conditions previously stated in Table 4-11. Interim $125^{\circ} \mathrm{C}$ electrical tests were performed at 72,168 , and 500 -hours after cool-down with bias applied. The interim electrical tests were performed at $125^{\circ} \mathrm{C}$ to obtain worst case device parametric changes with a single electrical test. After test completion ( 500 hours), the electrical tests were also performed at $25^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$. In addition, five unstressed control devices were subjected to the interim electrical tests just prior to performing the measurements with the demonstration test devices. The control sample measurements provided a measure of the automated test system stability.

Continuous monitoring of device-under-test status was accomplished with the Dynamic Life Test System (DLTS) described in Appendix $C$, programmed to isolate ánd identify failed $S-A-0$ and $S-A-1$ devices. Daily data printouts of device voltage/ currents and device functionality were obtained.

Periodic simulations of $S-A-0$ and $S-A-1$ faults were performed to demonstrate that such faults could be detected at the life test temperatures and to verify the integrity of the error detection system. The fault simulations were performed
twice: 1) at each interim electrical test interval after the devices were inserted into the test chambers, and 2) prior to removing them from the test chambers. The 6504 and 1802 circuit voltage levels are provided in Figures $5-1$ to $5-4$ when "DUT 1" is at a simulated S-A-0 or S-A-1 to show typical voltage levels that may be expected under fault conditions in parallel testing.

### 5.2 TEST RESULTS

The demonstration test results included the data from the interim electrical tests, the Dynamic Life Test System (DLTS) daily printouts, and the results of periodic fault simulations. The interimelectrical test and the OLTS monitoring system revealed no 6504 or 1802 failures during the 500 -hour operating period. The stuck-at-zero and stuck-at-one fault simulations indicated complete success in detecting such faults in both 6504s and 1802s. However, false halts occurred on three occasions during the 6504 demonstration test and will be discussed in the following section.

### 5.3 DATA ANALYSIS

All of the demonstration test data were evaluated to assess the reliability of the parallel technique. Specific objectives of the data evaluations were to assess parameter stability and the effectiveness of continuous monitoring for error-free operation at the demonstration test temperatures.

Parameter Stability - Electrical parameter stability is one measurement of the reliability of a monitoring technique. If device parameters are stable during the test, then one may conclude that parallel testing itself does not degrade the devices on test. Therefore, to check the reliability of the test method, the device parame tric data collected during demonstration testing was examined for stability.

Individual device as well as group performance was examined for both the 6504 and 1302. With the exception of quiescent supply current, all 6504 measured parameter values for demonstration tests were stable and no degradation trends were observed. The mean data values of the quiescent supply current shifted, but followed the mean shifts of the control device data, indicating that the changes were due to drifts in the automated test system. The 1802 data showed that all the measurements were stable and no degrading trends were noted.


FIGURE 5-1. 6504 MATRIX SIMULATING ONE S-A-0 AT $175^{\circ} \mathrm{C}$


FIGURE 5-2. 6504 MATRIX SIMULATING, ONE S-A-1 AT $175^{\circ} \mathrm{C}$


FIGURE 5-3. 1802 MATRIX Simulating one s-a-0 at $125^{\circ} \mathrm{C}$


FIgURE 5-4. 1802 MATRIX SIMULATIMG OnE S-A-1 AT $125^{\circ} \mathrm{C}$

Plots were made of sample parameters that were likely to degrade during the demonstration test. Plots of 6504 access time (TELQV), quiescent current (IDO2 and ISS2), and operating current (IDDOP) during 500 hours of $175^{\circ} \mathrm{C}$ demonstration testing are shown in Figures $5-5$ to 5-8. Plots of 1802 Interrupt Hold at 10.0 Vdc (Int.Hold.2), quiescent current at $5.0 \mathrm{Vdc}(I S S 1)$, and propagation delay time at 5.5 Vdc (TPLHI-MHR) during 500 hours of $125^{\circ} \mathrm{C}$ demonstration testing are shown in Figures 5-9 to 5-11. The average parameter values $(\bar{x})$ and the average plus or minus one sigma values ( $\bar{x} \pm \sigma$ ) annotated on the plots were computed using the data for all parts. Individual device performance by serial number is also illustrated in the plots. The two devices selected for plotting are those that exhibited the minimum and maximum values of the plotted parameters at the 168 -hour interval of the demonstration test. Similar data $(\bar{x}$ and $\sigma)$ is tabulated in Appenuix $D$ for all measured parameters of the demonstration test devices.

It is apparent from these plots (in conjunction with the control data shifts) that device parameters were stable throughout the demonstration test. Therefore, it is concluded that the parallel testing technique does not produce electrical overstress conditions which degrade device parameters with one possible exception. If a stuck-at-zero output failure occurs, the failed device could be further degraded due to excessive output current if it is left on test (See Section 4.1.5).

Continuous Monitoring - Initially, it was hoped that the DLTS continuous monitoring results could be used to determine whether there was any correlation between the interim/final device electrical measurements and the continuous monitoring results. Unfortunately, the lack of electrical test failures precluded any studies of potential correlation. However, no device that passed the electrical tests was flagged as a failure by the OLTS, which is evidence of the effectiveness of parallel continuous monitoring for error-free operation.

Although there were•no failures flagged by the OLTS during the demonstration tests, the periodic $S-A-0$ and $S-A-1$ simutations provided assurance that the $\operatorname{DLTS}$ monitoring system was operating correctly. The monitoring system accurately detected and correctly displayed every 1802 and 6504 error that was simulated. However, on three occasions during the demonstration test, the monitoring system triggered on noise and produced "false halts." False halts are defined as occurrences of the detector triggering on noise when thore is no device fault. The


FIGURE 5-5. 6504 OPERATING CURRENT AT 5.5 Vdc AND $175^{\circ} \mathrm{C}$


FIGURE 5-6. 6504 RUIESCENT CURRENT AT 5.5 vdc Aid $175^{\circ} \mathrm{C}$


FIGURE 5-7. 6504 CHIP ENABLE ACCESS TIME AT 5.5 VdC AND $175^{\circ} \mathrm{C}$


FIGIPL 5-\%. 6504 ISS2 (BO) CUPRENT AT 5.5 VdC A:IT $175^{\circ} \mathrm{C}$


FIGURE 5-9. 1802 QUIESCENT CURRENT AT 5 Vdc AND $125^{\circ} \mathrm{C}$



FIGURE 5-11. 1802 TPLHT-MEMORY WRITE AT 5.5 VdC AND $125^{\circ} \mathrm{C}$
false halts were due to a combination of: 1) the small 37 uA margin between the S-A-1 trigger level and the error-free background level, 2) slight drift in the current detector reference level, and 3) the noise level.

### 6.0 STAGE IV: FURTHER EVALUATION AND REFINEMENT

Results from the evaluations (Section 4) and the demonstration test (Section 5) were used to identify potential limitations of the parallel test method as implemented in this study. Other possible implementations of parallel testing not used in this study are also discussed. The hardware costs of parallel testing are compared to those for the standard comparator method and finally, steps to perform a parallel test are described.

### 6.1 POTENTIAL LIMITATIONS OF PARALLEL TESTING

Several potential limitations of parallel testing were noted in this study, some of which were related to the particular implementation of the parallel testing technique that was used for demonstration testing. The potential limitations noted during the study included latch-up and the severe test limitations required to prevent it, potential damage to failed devices left on test, difficulty in detecting open $V_{D D}$ lines or open outputs, and stability of the current detector. These issues and the issue of unique test conditions for each devise type are discussed in the following paragraphs.

Latch-Up Prevention - Latch-up was considered the most serious potential limitation, and preventing it required steps that reduced the effectiveness of parallel testing 1802 microprocessors. Prevention of latch-up for the 1802 s required a reduction of the test ambient temperature from $175^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, elimination of the NOP instruction, and limiting the matrix size to five parallel devices. Such severe restrictions were not necessary for parallel testing 6504 memories, and further evaluations are needed to establish suitable latch-up prevention techniques that will not limit the utility of the parallel test concept.

Damage to Failed Devices - Damage to failed devices left on test was another potential limitation. The possibility of device damage was reduced but not eliminated durina this study by choosing a small matrix size.

Difficulty in Detecting Open Lines - Open power supply ( $V_{D D}$ ) and device output lines were failure modes that were not detectable at the selected clock rates. Open $V_{D D}$ lines were not detected because the difference between error-free background current ( 50 UA for the 1802) and zero current was too small to be distinguished by the detector. At higher clock rates, the background current would be large enough to be distinguished from zero current. The maximum clock rate is limited by a) detector speed and noise, which in turn are related to circuit time constants, and b) allowing sufficient time between clock cycles to freeze input signals at the conditions which resulted in an error detection.

Current Detector Stability - Although not anticipated at the onset, the demonstration test results suggested a need for greater stability in the current detector than was established during the pre-test evaluations. The need for greater stability arose from the small 37 uA margin between the 6504 S-A-1 level and the 6504 error-free background level. A change of 10 mV in the current detector voltage reference was enough to shift the current detector trigger level by 37 uA and this occurred three times during the demonstration test. The need for a highly stable current detector is expected to be a general requirement for parallel testing and not unique to the 6504 or the demonstration test configuration employed during this study.

In addition to the aforementioned potential limitations to the parallel test concept, the apparent requirement for tailoring test conditions to individual device type characteristics needs further evaluation. During this study, tailoring required numerous experiments to converge on test conditions and circuit values that allowed proper test and device operation. Parallel testing has not yet reached the point that a recipe may be used in lieu of judgment because of the contradictory and interdependent requirements (e.g., latch-up prevention and fault detectability).

Possible solutions to the first four problem areas in this section are described in Section 6.2.1.

### 6.2 IAPROVEMENTS AND ALTERNATIVES

Several refinements to the demonstration parallel test hardware and software were suggested by the evaluations (Section 4) and the demonstration test (Section 5). These refinements, if fully developed, may resolve the parallel test limitations noted earlier. In addition, other implementations of the parallel test method not used in the demonstration test are discussed in this section.

### 6.2.1 Suggested Improvements

This section describes solutions to problems noted in Section 6.l. Included are improvements for latch-up prevention, protecting failed devices from damage, detecting open power supply or DUT outputs, and current detector stability and utility. A buffered output technique which solves many of these problems but introduces others is also described.

Improvements to prevent latch-up must take a high place on the priority list. One technique for latch-up prevention suggested by RADC is to use an emitter follower in place of the RPS resistor. The emitter follower would maintain its emitter voltage at a set value despite current fluctuations until the current reaches a set high level so that the transistor is saturated, at which time the current would be limited and the emitter voltage would drop. The emitter follower transistor base would be connected to a voltage divider or other voltage reference to establish the desired $V_{D D}$ level. A resistor in the collector circuit would establish the current saturation level and also serve as a current sensing resistor. This technique shows promise and should receive further evaluation.

[^1]The detection of power supply opens can be accomplished by temporarily increasing the clock rate under software control. As noted in Section 4.1.9, the background current increases with clock rate, reaching relatively high values. The DUT $V_{D D}$ and $V_{S S}$ voltages could be measured sequentially and the values processed to identify an open power supply. This me thod requires a "smart" system to automatically increase the clock rate, make the voltage measurements, and process the data.

Open device outputs could be detected by adding output buffers and by using the following procedure. First, a separate buffer output is connected to each set of corresponding output pins. Next, the driver is halted to a preset instruction cycle such that the correct output states are known. Then each buffer is individually forced to its complement logic state on its corresponding outputs. If the correct output state is low, the complement buffer will source current to the devices whose outputs are correctly low. If the correct output state is high, the complement buffer will sink current from the devices whose outputs are correctly high. In either case, the IDD or ISS currents for the device whose output is open will be different and can be identified by measuring IDD and ISS currents for all DUTs.

The current detector could be improved by stabilizing the power supply, providing a more stable reference voltage, and providing a false halt indicator. The threshold for detection of $S-A-1 s$ in the demonstration system was so critical that 10 mV drifts in power supply or voltage reference caused false halts during the 500-hour demonstration test. An on-board power supply regulator and a stabilized voltage reference for the detector comparators should eliminate this problem. Finally, a false halt indicator is needed to flag the particular detector (out of five or ten on a chassis) that requires adjustment and to aid in test setup.

Both latch-up and device output damage may be prevented by buffering the outputs as shown in Figure 6-1. In this technique, each output line is connected to a buffer. Then the corresponding buffer outputs are connected together. Operation is the same as for the one-detector-per-matrix method described in section 4.1.2 except that $V_{D D}$ and $V_{S S}$ voltages are measured on the buffers rather than the DUTs.


BLOCK DIAGRAM


Figure 6-1. buffered parallel concept

A primary advantage of the buffered technique is that technologies other than CMOS can be tested, provided that they are compatible with the CMOS buffers. Also, DUT latch-up is reduced or eliminated because the $V_{D D}$ voltage level on the DUTs will not be pulled down during S-A-Os or S-A-ls (VDD for the buffers will be pulled down). In addition, $5-A-0$ and $S-A-1$ DUT output damage is eliminated because the CMOS buffers isolate the corresponding DUT outputs (the buffer outputs could be danaged, but operating the buffers at a lower ambient temperature $\left(25^{\circ} \mathrm{C}\right)$ should reduce the potential for damage). Another advantage is that experiments to establish the circuit conditions for all combinations of detectable faults (to be used by the fault detecting isolation system) are reduced because these need only be performed on the buffers once for each different number of DUT outputs. The buffered technique is also less expensive than the comparator method for multi-output devices (see Section 6.3).

Disadvantages of using the buffered parallel technique are that it is costly (each output line must be buffered) and it may require large numbers of wires through the oven interface. There would be 675 wires required for twenty-five 1802 s . Although the number of wires through the oven interface could be reduced by placing the buffers inside the oven, this is not recommended because it would subject the buffers to high temperature stress.

### 6.2.2 Other Interconnect Schemes

Interconnect schemes different than the one used in the demonstration test may eliminate some of the problems previously discussed. However, all of the se would require an evaluation similar to the one described in Sections 4 and 5 of this report. The term "interconnect schemes" as used here refers primarily to failure detection and isolation. The interconnect schemes discussed below are the Column/Row Scheme (suggested by RADC), the Two-Detectors-Per-Device Technique, and the : : ultiplexed Detector Scheme.

The distinguishing feature of the column/row interconnect scheme is that there are column current detectors and row current detectors. The DUTS are arranged in a $N$ by limatrix so that each matrix column is formed by connecting appropriate DUT $V_{D D} 1$ nes to a current detector and each matrix row is formed by connecting appropriate DUT $V_{S S}$ lines to a current detector (Figure 6-2). Both the failure indication and identification of the failed device would be noted by the simultaneous


FIgure 6-2. COLUMN/ROW Intercomnect scheme
detection of abnormal currents on specific row(s) and column(s). Failure identification could be performed by high speed logic on the test chassis or the individual detector indications could be latched for future interrogation and analysis by a "smart" system. One could also halt the driver so that the failed state is preserved, sequentially measure the voltage levels on each DUT at VOD and $V_{S S}$, and then process this information in the "smart" system to identify the failed DUT. Further investigation of hardware cost, software cost, and the effectiveness of each of these variations is required to select the best method.

The advantages of the column/row method are speed and potentially low cost. The number of required detectors increases only as the square root of the number of DUTs. For example, a 25 device column/row scheme would require 10 detectors, but a 100 device scheme would require only 20 detectors. However, this me thod will have many of the same difficulties we encountered in the one-detector-permatrix scheme. These include the difficulty in detecting $S-A-0 s$ on certain device types (such as the 6504), latch-up problems, and potential output damage to failed devices left on test. Still, the column/row scheme's potential speed and cost advantages warrant further investigation.

The two-detector-per-device me thod, as the name implies, utilizes two current detectors, one on the VDD line and one on the VSS line of each DUT. This method was discussed in Section 4.1.2 where it was noted that under some multiple failure conditions, a $S-A-$ ? would not be detected, a clear disadvantage of the method. To fully develop the method would require a similar process of component and test condition evaluation as performed in Section 4. The advantages of this me thod include minimum software for failure detection/ identification and speed. The disadvantages include hardware complexity, hardware cost (two detectors per DUT at approximately $\$ 60$ per detector), and possible inability to detect certain kinds of failures. Overall, we do not consider this method to be as cost-effective as the one used in this study.

The multiplexer-detector scheme must be used in conjunction with an interconnect scheme simiar to the one-detector-per-matrix technique. In the one-detector-per matrix technique, we used one detector to sense an abnormal supply current to five paralleled devices. Once the current detector halted the
driver, the DLTS sequentially measured the $V_{D D}$ and $V_{S S}$ levels, then processed this information to identify the failed device. In the multiplexed detector scheme, the driver would be halted as before, but a current detector would examine the device current levels (IDD and ISS) and provide an output for each abnomal individual device current. This method provides direct identification of the failed device, but it has the same shortcoming in terms of failed device identification for multiple failures as the two-detector-per-device me thod. While this approach has about the same hardware complexity as the failure identification me thod we used, it cannot identify as many multiple failures, so it is not recommended.

### 6.3 COST COMPARISONS

The hardware costs of two parallel testing methods were compared with the equivalent costs for the conventional (comparator) method in order to estimate the cost advantage, if any. Two parameters were varied for the cost comparisons: number of DUTs per chassis and number of outputs per device. The results show that parallel testing offers: a) a large cost advantage for multiple output devices, by an increasing cost advantage as number of DUTs per chassis increase, and c) little or no cost advantage for single output devices. The methods used to compute the hardware costs and make the comparisons are provided in the following paragraphs.

Normalized costs for the components which make up the chassis hardware for the comparator, one-detector-per-matrix*, and buffered parallel methods are listed in Table 6-1. The costs of each component in Table 6-1 are based on the estimated number of manhours needed to build that component. The estimated cost percentage values for each component listed in the table are expressed as a percent of total chassis cost for each test method. The normalized total cost is computed by dividing the total cost for each chassis by the total cost for the 25-part comparator me thod.
*The cost of the column/row Interconnect Scheme discussed in Section 6.2 .2 would be similar to the cost of the one-detector-per-matrix scheme except for a small added cost for the additional current detectors.

TABLE 6－1．ESTIMATED SOST PERCENTAGE PER COMPONENT FOR DIFFERENT CHASSIS TYPES

| 6504 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCNDCVEVT | 25 OUTS |  |  |  |  | 100 Suts |  |  |
|  | COMPARAYOR | PARALEL |  | BLFFERED PARAL！E！！$/$ |  | CCIPPARATOR | DARAELE | BUFEEPE2 PARALSE： |
|  | 25 | $5 \times 5$ | $25 \times 1$ | $5 \times 5$ | $25 \times 1$ | 100 |  | $100 \times 1$ ：／ |
| $92: 157$ | 15.9 | 14.8 | 15.9 | 12.9 | 13.6 | 3.3 | 10.9 | 7.2 |
| $\because \because \cdots$ ！ | 3.2 | 3.0 | 3.2 | 2.5 | 2.7 | ？． 3 | 2.2 | P． 5 |
|  | 12.7 | $? .3$ | 3.2 | 18.5 | 14.3 | 22.0 | 2.2 | 25.2 |
| $\because$－－－xミ2 | 6.3 | 5.9 | 5.3 | 7.3 | 9.2 | 11．2 | －．7 | ｀．${ }^{\text {c }}$ |
|  | 0.0 | $\because .3$ | 9.5 | 7.3 | 9.2 | 0.0 | $\therefore .5$ | 4.4 |
| $\because$ ご | 2.4 | 2.2 | 2.4 | $\because 3$ | 2.0 | 1． 3 | $\therefore .5$ |  |
| －25c：5 | 50.5 | 55.9 | 50.5 | 48.5 | 5？．2 | 55.1 | 67.9 | －5．2 |
| －${ }^{\text {a }}$ ，$/$ | 1.0 | $!.1$ | 1.0 | 1.2 | 1.2 | －． 3 | 1.5 | 2.2 |


| 18 c 2 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| －ッ．．．．ご | 25 Juss |  |  |  |  | 100 30：5 |  |  |
|  | SORPARA 28 | PASALSE |  | BUFFERED PAPALIEL $\vdots$ |  | COMPARATCR | PAPAL： | 3LEFERED DARALIE： |
|  | 25 | $5 \times 5$ | $25 \times 1$ | $5 \times 5$ | 25×1 | 10021 | 100×： | $190 \times 121$ |
| こ2： 57 | 4. | 13.2 | 14.8 | 6.0 | 6.3 | 1.2 | 8.5 | 2.4 |
| ご－9\％ | ค．${ }^{\text {c }}$ | 2.6 | $2 . ?$ | ？． 2 | 1.3 | c． 2 | －． | － |
| $\cdots \because \sim$ | 5.5 | 3.9 | う． | 23.7 | 27．7 | 64.4 | $2 . ?$ | 3. |
| $\therefore \because 3-5 \times 2$ | ． 6 | 5.3 | 5.9 | 3.5 | 3.8 | 1.5 | 8.4 | 4.7 |
| $\therefore=20752000$ | ？${ }^{\text {a }}$ | 17.5 | $\cdots$ | 4.3 | 3.9 | 9.3 | 4.2 | ， |
| $\because \because \mathrm{O}$ | 2.6 | 2．2 | 2．2 | 2.3 | C．$?$ | C． 2 | ， 3 | 1.4 |
| $\cdots ;: 5$ | 4.6 | $55 .:$ | 53.2 | 53.2 | $62 . ?$ | 32.2 | 73.3 | 59.5 |
| $\cdots 3$ | 3.3 | $\checkmark \hat{2}$ | $\therefore .1$ | 2.5 | 2.5 | 12.2 | 1.9 | 5.5 |

UCT5S：
$1 /$ HAVE NOT BEEM EXPCRIMENTALLY DEMGRSTRATED
2／iot feasible dee to the large nimeer of wipes weedfo to monitor all outputs．
3／total relative cost based on comerticial begh chassis with 25 parts．

The comparator method is treated as the baseline for monitored testing. In the comparator method, the outputs of each DUT are compared with known good outputs by means of comparators, which output a signal if an error occurs.

For a multiple-output device (1802), the tatle indicates a substantial cost advantage for parallel testing over the comparator method, as snown by the following example. The "Total" line for 1802s indicates that a 25 -part 1802 chassis using comparators costs 3.8 times as much as a 25 -part 6504 chassis using comparators. Similarly, a parallel method (one-detector-per-matrix) chassis for the five groups (matrices) of five paralleled OUTs would cost 1.2 times the 650425 -part comparator chassis. A savings of $71 \%$ is thus indicated for the parallel method over the comparator method for a 25 -part chassis, i.e., (1.0-1.2/3.8) $\times 100=71 \%$. By similar arguments and calculations, it can be shown that the buffered parallel method saves $31 \%$ over the comparator method for a 25 -part 1802 chassis.

For all of the monitoring methods, and for both single and multiple output devices, the results of Table 6-1 indicate that the hardware cost per DUT decreases as the number of DUTs per chassis increases. This may be seen by comparing the 25-DUT and 100-DUT normalized total costs for any of the monitoring methods.

For a single-output device, such as the 6504, there is very little hardware cost difference between monitoring methods for a 25-part chassis. However, for a 100-part chassis, the parallel method offers a small (17\%) savings over the comparator me thod.

For the component percentage values for each monitoring method, the following explanation and observations will assist in interpreting the Table 6-1 entries:

1) The components have both fixed and variable costs. The fixed cost items include the driver board, control board, and cable, whose costs are constant for up to 100 DUTs. The variable cost items include the mont ior board (comparators or current detectors), A/D multiplexer board, interface/error board, and crassis fabrication, whose costs vary as a function of number of DUTs and test method.

YHD-A150 237 PARALLEL TEST METHOD FOR LSI (LARGE SCALE INTEGRATIOM) HICROPROCESSORS (U) MCDONNELL DOUGLAS CORP ST LOUIS MO R M KOENIG FEB 84 RADC-TR-84-32 F30602-81-C -8269




MICROCOPY RESOLUTION TEST CHART

nathenal burlal dy standards fgni:a
2) For chassis that use the comparator test architecture, the cost to build the monitor component was one of the largest expenses. This was especially true for the 25 part and the 100 part 1802 comparator chassis, where $52 \%$ and $64 \%$ of the total chassis cost was for the monitor component.
3) Compared to the comparator method, the one-detector-per-matrix me thod gains most of its savings from the less complex monitor board (no comparators) and from reduced chassis fabrication. This savings is slightly offset by the increased cost of adding the interface/error board, more A/D multiplexers (1802 only), and window detectors.

### 6.4 A SEQUENCE OF STEPS FOR PERFORMING PARALLEL TESTING ON A PARTICULAR DEVICE

One objective of this program was to formulate a procedure that could be used to determine parallel test conditions. A suggested procedure is shown in the flow chart of figure 6-3. The flow chart can be divided into three parts: the initial experiments, the adjustment of test conditions, and the optional worst case output circuit potential damage experiment.

The initial experiments include six tasks: l) building the hardware (the driver, the current detector, and the error simulator), 2) characterizing operating current as a function of clock rate and temperature, 3) characterizing latch-up with temperature, 4) characterizing output currents with temperature, 5) characterizing device output damage, latch-up, noise, and ability to detect failures as a function of matrix size, and 6) selecting initial matrix size, $V_{D D}$, clock rate, input levels, resistor values, and temperature.

The test circuits should be designed so that it is easy to replace resistor and capacitor components. Also, the chassis should be wired for the maximum number of DUTS that are desired per matrix. The number of DUTS in a matrix can easily be reduced later if necessary to meet revised test conditions.

When characterizing the operating current as a function of temperature, the experiment should be performed over a wide range of clock rates. Also, the output current characterization should be performed using RDD resistor values ranging from 2 ohms to the maximum expected $R_{D D}$ value. The initial matrix


FIGURE 6-3. A SEQUENCE OF STEPS FOR PERFORMING PARALLEL
testing on a particular device
size should be as large as possible while also consistent with prevention of device output damage and latch-up, acceptable noise levels, ability to thoroughly exercise the devices, and ability to detect and isolate failures. The initial $V_{D D}$ and input voltage levels, resistor values, and temperature should be determined using methods that are followed for other types of high temperature functional testing (Reference 5).

The second division of the flow chart pertains to adjusting the noncomponent items (the matrix size, clock rate, $V_{D D}$ voltage level, ambient test temperature, and high input voltage levels), resistor values (RPS, RDD, and RSS), and capacitor values ( $C_{P S}, C_{D D}$, and $C_{S S}$ ).

The matrix size represents the number of devices in the chassis whose corresponding inputs and outputs are connected in parallel. After combinations of the other items mentioned above have been exhausted for latch-up prevention, the matrix size could be reduced to decrease the amount $V_{D D}$ will fall during a fault state. The clock rate could be reduced if the time constant for changes in the $V_{\text {RPS }}$ voltage level was too long for $V_{\text {RPS }}$ to reach its error level and be detected as an error during the cycle in which it occurred. Next, the $V_{I H}$ levels should be set at a voltage level so that the DUTS will operate correctly yet avoid latch-up by staying below the $V_{D D}$ voltage level under the worst case output error condition. The VDD voltage level and the ambient test temperature may be adjusted to prevent latch-up but should be the last parameters changed because these conditions provide the maximum stress to the DUT.

The RPS, RDD, and RSS values affect the supply voltage levels, ability to detect faults, and latch-up threshold. The RPS value should be increased if functional errors have not been detected by the current detector. The value of RPS should be the minimum value required to reliably detect functional errors. Next, the $R_{D D}$ resistor value could be adjusted if required. To provide maximum current limiting, $R_{D D}$ should be selected as the largest value possible without causing $V_{D D}$ to drop below the latch-up threshold. RDD must also be sufficiently large that $S-A-1$ failures can be isolated. Next, the R ${ }_{S S}$ resistor value may meed to be increased to isolate a stuck-at-zero condition. RSS should be the minimum value required to isolate $\mathrm{S}-\mathrm{A}-\mathrm{Os}$.

Capacitance values affect the noise on the voltage lines and the VRPS voltage decay time when a functional error occurs (assume the capacitors are tied to ground). Increasing any capacitance value ( $C_{P S}, C_{D D}$, and $C_{S S}$ ) will reduce the amount of noise where it is connected. Decreasing the CPS and CDD values will allow the VRPS voltage to discharge faster, which may be necessary so that a functional error can be detected in the cycle in which it occurs. This choice must be traded off against the choice of clock rate, which in turn affects the ability to detect $V_{D D}$ opens.

The third division of the flow chart consists of the optional, high temperature, worst case $S-A-0$ and $S-A-1$ experiment needed for burn-in and life testing. This experiment need not be performed for burn-in if damage to device outputs is not a concern. On the other hand, the experiment is necessary for life testing because damage to the device outputs may prevent isolating the failure mechanism, an essential feature of life testing. If damaging failed device output currents are measured in this experiment, then other circuitry must be added to limit them or a provision must be made to remove failed devices from test.

### 7.0 SUMMARY AND CONCLUSIONS

This study has shown that parallel testing works for the CMOS memory and microprocessor used to evaluate the method. However, there were problems with latch-up prevention and potential damage to failed devices left on test for the implementation selected for this study.

Twenty-five $4 K$ memories were operated in a parallel configuration of five groups of five devices for 500 hours at $175^{\circ} \mathrm{C}$. Similarly, twenty-five 8-bit microprocessors were operated in a parallel configuration of five groups of five devices for 500 hours at $125^{\circ} \mathrm{C}$. The fault detection and isolation system worked for single $S-A-0$ and $S-A-1$ failures as demonstrated by simulations. However, on three occasions during the demonstration test, the monitoring system triggered on noise and produced false halts. The false halts were due to a conbination of

1) the small 37 uA margin between the $5-A-1$ trigger level and the error-free background level for the memory devices, 2) slight drift in the current detector reference level, and 3) the noise level. The current detector stability required to eliminate this false halt problem is achievable and should not be a fundamental limitation to parallel testing.

Preventing latch-up on the microprocessor required limiting the test temperature to $125^{\circ} \mathrm{C}$ and deleting the NOP instruction. Latch-up was prevented in the memory by limiting the number of paralleled devices to five and by providing sufficient noise margin between the input high voltage level and the operating error-free supply level.

The high probability of damage to failed devices left on test was determined from simulation of worst case currents expected for the selected parallel test configuration. These currents exceeded the manufacturer's output current ratings on both the memory and the microprocessor, but tests showed that only the microprocessor was likely to be damaged. Protection to failed devices was not provided in the demonstration test except to remove the failed device from the test. However, no failures occurred and therefore no devices were damaged. The issue of preventing further damage to falled devices is crucial in a life test because further damage could prevent determination of the cause of failure.

The particular implementation of the parallel test method selected for this study was based primarily on the maximum interaction between paralleled devices that could be tolerated. The interaction between paralleled devices (such as noise and fault current) was a function of the number of paralleled devices, clock rate, and circuit voltage, resistance, and capacitance values. The choices for these parameters (number of parallel devices, clock rate, and circuit values) were driven primarily by such considerations as fault detectability, latch-up prevention and minimization of damage to failed devices. Other implementations of the parallel test method, other methods for detecting and isolating faults, and other methods for latch-up and damage prevention were noted in the course of this study. The most promising of these methods, discussed in Section 6, should be evaluated.

Achieving broad applicability for the parallel testing method will require that economical solutions be found for the latch-up and potential damage problems. This study has served to illuminate these problems and to suggest possible solutions for them so that future studies of the parallel testing method may focus attention where needed most.

### 8.0 REFERENCES

1. R. A. Blore, "Parallel Technique for Reliability Testing of CMOS Microcircuits," Government Microcircuit Applications Conference, November 1980.
2. R. A. Blore, "Parallel Testing for CMOS Microcircuits," International Symposium for Testing and Failure Analysis, October 1980.
3. V. A. Weissflug and M. C. Roberts, "Reliability Assessment of CMOS LSI Memories," (Contract No. F30602-79-C-0194) RADC-TR-82-146, May 1982.
4. M. Simons, "Transient Surface Damage and Latch-Up in CMOS Devices," RTI 43U-991, June 1975.
5. G. M. Johnson, "Evaluation of Microcircuit Accelerated Test Techniques," RADC-TR-76-218, July 1976, Section 4.

## REFERENCE MILITARY DOCUMENTS

MIL-M-38510 - Military Specifications, Microcircuits, General Specifications.

MIL-M-38510/239 - Military Specification, Microcircuits, Digital, CMOS 1024 Bit Random Access Memory (ram) Monolithic Silicon, dated 2 January 1980.

MIL-M-38510/470 - Military Specification, Microcircuits, Digital, CMOS (Fixed Instruction), Monolithic 8-Bit Microprocessor, dated 16 April 1979.

MIL-STD-833B, Military Standard; Test Methods and Procedures for Microelectronics.

# APPENOIX A <br> RE-PRINTED PAPER 

PARALLEL TECHNIQUE FOR RELIABILITY TESTING OF CMOS MICROCIRCUITS

GOMAC-80
R. Alan Blore

# Parallel Technique for Reliability Testing of CMOS Microcircuits 

R. Alan Blore<br>Reliability Physics Section<br>Rome Air Development Center<br>Gritfiss AFB NY 13441

## Summary

## Concept

A. technique for performing continuously monitored reliability stress tests with greatly reduced hardware requirements is presented. This paper includes concept, implementation, experimental results, and applications.

## Introduction

Screening and reliability stress testing are essential elements of producing and procuring reliable semiconductors. While the military has been the primary mover there is a growing concern even in consumer oriented goods for reliability assurance of semiconductors before they enter systems or become field failures. This increased interest and the increased capabilities and complexities of modern semiconductors have created a significant challenge for testing. Requirements to test two input NOR gates have now evolved to testing microcomputers. Fortunately, the time required to perform parametric tests such as leakage and output drive measurements has remained essentially constant and relatively short. However, verification of functionality is no longer trivial. To run a GALPAT pattern on a 16 K RAM with a cycle time of 375 ns can take six to seven minutes for one pass. To measure even a small number of parts with different voltages and patterns is consequently very expensive. Functional testing can, however, be performed during burn-in time. While only a few minutes can be afforded on an automated tester the devices are captive in a burn-in chamber for perhaps 168 hours. Such testing requires the capability to monitor the device outputs hence the term "monitored testing".

One method useful for performing monitored testing involves a comparator on every output line of every device allowing concurrent and continuous moniroring of the devices under test. While this approach satisfies the requirement for monitoring, it quickly involves a lot of hardware and expense. Generally, the more complex the device, the more output lines there are to be monitored and the more comparators are required. An increase in the number of devices under test multiplies the number of comparators again. Uniess the comparators are contaned in the siress chamber along with the devices the outputs of each device must be brought out of the test chamber. This approach quickly involves significant amounts of hardware. As the future holds VHSIC devices of perhaps 128 or 256 pins the comparator approach will become very awkward.

The key element of the comparator approach is the comparator which performs two functions: (1) comparison of iwo signals and (2) provision of an indicator when the iwo signals disagree. Paralle! testing is a technique which performs the same functions but significantly reduces the support rardware.

In the parallel technique all corresponding inputs and outputs of all devices under test are tied in parallel. This is illustrated in Figure 1. Every output of any one of the $n$ individual devices under test is therefore constantly compared to the corresponding output of the other $n-1$ devices. When all devices agree on all lines the supply current will be minimal. However, a disagreement, i.e. a failure, will result in a potential difference and signi: cantly increased current. The key features of comparison of signals and indication of a disagreement are thereby accomplished without the use of external comparators.

There are some important features of such a technique.

1. As opposed to the comparator approach which requires a comparator for each output, the parallel technique is essentially independent of device size. Testing a device such as a microprocessor with eighteen outputs requires no more hardware than testing a NOR gate.
2. In the comparator technique a failure of the comparator is a failure of the support electronics and will cause the loss of data on the devices under test. For the parallel rechnique, a failure of the "comparator" is in fact what you are testing for since it is actually the device under test.
3. Since the devices under test are also the comparators the outputs of each device under test need not be brought out of the test chamber.

## Implementation

At RADC this rechnaque is being developed utilizing CMOS devices. CMOS has three features particularly suitable for the implememtation: (1) low standby power supply current, (2) relatively low impedance balanced-output drive, and (3) static circuity.

The supply leakage current of a CMOS LSI circuit is expected to be on the order of microamperes. The current drive capability is usually milliamperes. It is apparent that even for a large number of devices under test there are perhaps two orders of magnitude difference in currents between conditions of agreement and disagreement.

The third feature, static circuitry, is useful in attempting to "freeze" the conditions relating to the fallure situation for real time analysis and verification.

The implementation at RADC thus far has taken the form illustrated in Figure 2. Corresponding inputs and ourputs have been tied rogether. The power supply
lines, VDD and VSS, ihrough which all the currents for each device must flow have also been tied together. In the common VDD supply line is a current detector which is capable of differentiating between normal currents and currents resulting from a failure situation. The current detector, illustrated in Figure 3, consists of a differential voltage comparator monitoring the voltage across a 1 ohm , one percent, carbon film resistor. The output of the detector roggles states in response to the increased current through the sense resistor when a failure occurs.

Referring to Figure 2 again, note the inclusion of sense resistors in the VDD and VSS supply lines of each device. On error, a voltage is developed across one of ihese sense resistors. A multiplexed analog to digital $(A / D)$ converter is used to measure the voltage drop. It is thereby possible to determine which device is the failed unit and furthermore which logic state the failure is.

An example should clarify the operation. If device $n$ falls $;$ having a logic low state on a given output line whe the other $n-1$ devices have a logic high state then a failure current, $\mathrm{I}_{\mathrm{f}}$, will flow through the current detector causing an alarm and initiating the t/D routine. The $n-1$ good devices will each source the current $I_{f} /(n-1)$. However, device $n_{i}$ will singularly sink the total falure current, $l_{f}$, through its VSS sense resistor. Results from the A7D identify device $n_{\text {. }}$ as at fault and by determining that the VSS sense resistor was identified indicates that the fault is a logic low which should have been high.

A similar construct can be made for a faulty device pin being high when the corresponding pins on the uther $n-1$ devices are low.

## Experimental Resuits

Experiments have been performed on 4001 and 1852 type CMOS devices. The 4001 is a quad two-input NOR circuit and the 1852 is an input/output port of the : 900 series microprocessor family. There were two 4001 experiments. In the first, a single 4001 was used with the outputs of all four gates tied together. The npurs were configured to force one output to the atternate logic state of the other three. The supply - aisige was then varied and the supply current - onitored. Results are shown in Table 1. Note that arents tor soth logic taults are comparable.

The sec, 70 d 4001 experiment utilized nineteen sevires runi,p,ired in paralle!. A switch was included :) ause the ourput of one gate cone of 76) to: (1) operate normailv. (2) be forced high, or (3) be forced .ow. This experiment concucied at room temperature the 9 vil:s indicated ctandby currents of $<2.05$ milli-
 ir Jers st nagsitude difference. These two experiments Citated :rid: it is possible io difierentiate standby : : A.: ire arents and :nat both polarities of errors

 a. ar a ism: riusing its DO4 and DOS *: a arn, thenever either one or both
occurred. The data demonstrate two to three orders of magnitude difference in the currents. Note also that double bit errors resulted in twice the current as single bit errors.

An experiment was also performed at 5 volts and elevated temperatures on eight 1852 devices. Standby supply currents were<0.1 milliamperes at 175C and<0.3 milliamperes at 207C. This test indicated that for these devices configured in parallel, supply leakage would not be a problem at elevated temperatures.

It should be noted that the support hardware to perform the constant monitoring of the 4001 and 1852 devices is the same, one sense resistor in each power supply line and a current detector. The requirement for comparators for each output line of each device under test has been eliminated.

## Applications

The implementation of the parallel test concept at RADC includes a computer based measurement and control system. This provides the test ped with some "intelligence" for monitoring and controlling of experiments.

An experiment was performed on sixteen 1852's utilizing the computer system's pseudo random number. generator capability to supply the data word which was clocked to all devices in parallel by a software generated timing sequence. The output of the current detector was used to interrupt the computer which would be normally exercising the devices under iest. Upon interrupt the exercise program was halted in step and data gathered via the multiplexed A/D capability.

These data also included measurement of the voltage across the sense resistor of the current detector to establish if the fault had been frozen. The intent was to capture the conditions down to the clock cyde for verification and analysis of the fault.

Tests were conducted simulating faults of about one and a quarter milliamps by shoring to the sense resistor on any device with a resistor. The computer was quite able to detect and identify the faulty device and logic state.

Unilization of the computer enabled data acquisttion and management plus verification and anal ysis of the fault. However, allowing the compuier to generate the inming waveform through software resulted in a very slow exercise rate. While various neans could be used to drive the devices under test at nore reasonable rates, the parallel test technique suggests one.

In a parallel test the following eonditions should be irue: (1) although there are $n$ devices under test they are in parallei and appear as one device (albent with increased input capacitance and output crive capablity), and (2) for sufficientlv large n (which in reality need not be verv large - see Table l) a :allure of one device will not inhibit the output signals from being acceptable logic levels. Therefore, it appears inat a semiconductor device on a board or sustem could be replaced by a parallel set of devices and :hat swstem made to operate at speeds and with parterns approach ing nomimal operating conditions. This approach wowd
greatly simplify the input hardware and pattern support and should be particularly significant in testing devices which operate in a feedback arrangement such as microprocessor components. Extending the concept to board level testing also suggests that all the components on a board may be tested simultaneously each in their own parallel chain.

Other applications suggest themselves as a result of $n$ devices appearing functionally as one device. One such application is the potential to perform shmoo characterizations on $n$ devices at a time thus generating operating boundaries for an entire population a ${ }^{+}$one time.


Figure 1. Parallel Test Concept


Figure 2. Implementation


TEST

Figure 3. Current Detector

## Conclusions

Key features of the parallel technique are:

1. Constant monitoring of all devices under test.
2. Simplicity of test bed requiring only a current detector and one set of input drive signals to perform monitored testing.
3. The devices under test form the "comparators".
4. There are $n-1$ "comparators".
5. With the addition of sensing in the power supply lines to each device the failed device and logic state in error can be determined.
6. Independent of device complexity.
7. Appropriate for dynamic testing.

|  | 3 INPUTS VDD - I INPLT VSS |  |
| :---: | :---: | :---: |
| SUPPLY | SUPPLY | OUTPLT |
| VOLT.(V) | CURRENT(mA) | VOLT.(V) |
| 5 | 5.2 | 0.4 |
| 8 | 14.6 | 0.6 |
| 10 | 21.0 | 0.7 |

3 INPUTS VSS - 1 INPUT VDD |  |  |
| :---: | :---: |
| 4.7 |  |
| 14.4 | 4.3 |
| 20.0 | 6.5 |
|  | 3.0 |

TABLE I - INITIAL DATA

> PASS:

FAIL:

| D.ATA | C'RRENT(mA) |
| :---: | :---: |
| DO7..........DO0 |  |
| 111110.11 | -j. 20 (NOISE) |
| 00110111 | 0.22 |
| 00111030 | -0.16 |
| 00111100 | 3.03 |
| 20101011 | 15.3 |
| 21011121 | 15.7 |
| 1: 12011 | 15.6 |
| 01 301101 | 29.4 |

TABLE 21352 DATA - FALLTY DEvice

## ELECTRICAL MEASUREMENTS

The electrical test conditions for the 6504 and 1802 are as specified in the MIL-M-38510/239 specification dated 2 January 1980 and the MIL-M-38510/470 specification dated 16 April 1979. However, several changes were required for both device types and are described below.

## 6504 CHANGES:

1) Terminal conditions for input pins not being tested during the $V_{\text {IC }}$ tests were changed from ground to open.
2) I IDD MAX test limit at $25^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ was changed from 1.0 uA to 5.0 uA .
3) ISS MAX test limit at $25^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ was changed from -1.0 uA to -5.0 uA .
4) The power-down ( $V_{D D R}$ ) test was performed at $25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ instead of only at $125^{\circ} \mathrm{C}$.
5) Input capacitance $\left(C_{i}\right)$ tests were not performed.
6) The ADCOMP functional test was not performed.
7) TAVQV, TELQX, and TEHQZ tests were not performed.
8) Pattern test for the chip enable access time (TELQV) measurement was changed from GALPAT to CHECKERBOARD, MARCH, and SLIDING DIAGONAL.
9) TELOV MAX test limit at $125^{\circ} \mathrm{C}$ was changed from 250 ns to 300 ns .
10) Input threshold (VTH and VTL) tests were added.
11) $\mathrm{I}_{\mathrm{OH} 2} \mathrm{MAX}$ test limits were changed from $-850 \mathrm{UA},-540 \mathrm{uA}$, and -950 uA (at $25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ ) to $-550 \mathrm{uA},-550 \mathrm{uA}$, and -550 uA , respectively.
12) TPHL1 (TPA/TPB) limits were changed from 50 ns to 45 ns at $-55^{\circ} \mathrm{C}$.
13) Input and output capacitance ( $C_{j}$ and $C_{0}$ ) tests were not performed.

For brevity, the slash sheets for both device types will not be reproduced in this appendix. However, the 6504 and 1802 parameter symbols used in Section 6.4 and Appendix D are defined in Table B-1 and B-2, respectively. For reference, the parameters test limits used for initial and interim electrical testing are included in Tables B-3 and B-4.

TABLE B-1. 6504 SYMBOLS AND DEFINITIONS

| SYMBOL | DEFINITION |
| :---: | :---: |
| VIC(POS)-V | POSITIVE INPUT CLAMP VOLTAGE IN VOLTS |
| VIC(NEG)-V | NEGATIVE INPUT CLAMP VOLTAGE IN VOLTS |
| IIHI-A | HIGH LEVEL INPUT CURRENT (ALL INPUTS) IN AMPS |
| IIH2-A | High level input current (Single input) in Amps |
| IILI-A | LOW LEYEL INPUT CURRENT (ALL INPUTS) IN AMPS |
| IIL2-A | LOW LEEEEL INPUT CURRENT (SINGLE INPUT) IN AMPS |
| 10HZ-A | high impedance state output current in amps |
| 10L2-A | H?GH IMPEDANCE STATE OUTPUT CURRENT IN AMPS |
| 10D2(PU)-A | QUIESCENT SUPPLY CURRENT AT POWER-UP (5.5 VDC) IN AMPS |
| 1002(B1)-A | QUIESCENT SUPPLY CURRENT WITH BACKGROUNO OF "i"s ( 5.5 VOC ) IN AMPS |
| 1002(B0)-A | QUIESCENT SUPPLY CURRENT WITH BACKGRC : D $_{\text {Of }}$ "O"s ( 5.5 VDC ) IN AMPS |
| ISS2(PU)-A | QUIESCENT SUPPLY CURRENT AT POWER-UP ( 5.5 VDC ) IN AMPS |
| 15S2(B1)-A | QUIESCENT SUPPLY CURRENT WITH BACKGROUND OF "1"s ( 5.5 VOC ) IN AMPS |
| ISS2(BO)-A | QUIESCENT SUPPLY CURRENT WITH BACKGROUND OF "0"s ( 5.5 VDC ) IN AMPS |
| VOL1-V | LOW LEVEL OUTPUT VOLTAGE (2 mA load) in volts |
| vol2-v | LOW LEVEL OUTPUT VOLTAGE (MO LOAD) IN VOLTS |
| VOHT-V | HISH LEVEL OUTPUT VOLTAGE (-1 mA LOAD) IN VOLTS |
| VOH2-Y | high level output voltage (no load) in volts |
| IDOOP-A | OPERATING S:IPPLY CURRENT IN AMPS |
| PWRDNYOD-V | POWER DOWW SUPPLY VOLTAGE IN VOLIS |
| VTH-V | INPUT THRESHOLD VOLTAGE IN VOLTS |
| VTL-V | INPUT THRESHOLO VOLTAGE IN VOLTS |
| TA-EW-4.5-S | CHIP enable access time - early write (various patterns) at 4.5 VOC In SECONDS |
| TA-EW-5.5-S | Chip enable access time - early write (Various patterns) ai b. 5 VOC in seconos |
| TA-RONW-4.5-5 | Chip enable access time - READ/MODIFY/WRITE (VARIOUS PATTERNS) At 4.5 VdC in SECONDS |
| TA-REN-5.5-S | CHIP ENABLE ACCESS TIME - READ/MODIFY/WRITE (VARIOUS PATTERNS) AT 5.5 VDC In SECONDS |

TABLE B-2. 1802 SYMBOLS AND DEFINITIONS

| SYM8OL | MIL SPEC SYMBOL | DEFINITION |
| :---: | :---: | :---: |
| 1. VICP-VOC | VICP | POSITIVE IMPUT CLAMP VOLTACE TO VDO IN VOLTS. |
| 2. VICN-VDC | VICN | negative input clamp voltace to rss in volts. |
| 3. 1SSI-AMP | 1SS1 | QUIESCENT DEVICE CURRENT WITH VOD $=5 \mathrm{~V}$ IN AMPS. |
| 4. ISS2-AMP | 1SS2 | QUIESCENT DEVICE CURRENT WITH Y ${ }^{\text {d }}$ * I IVV IN AMPS. |
| 5. 1SS3-AMP | IS53 | QUIESCENT DEVICE CURRENT WITH YDO $=13 V$ IN AMPS. |
| 6. IIH-AMP | IIH | HIGH LEVEL INPUT LEAKAGE CURRENT IN AMPS. |
| 7. IIL-AMP | IIL | LOW LEVEL INPUT LEAKAGE CURRENT IN AMPS. |
| 8. IZH-AMP | 12H | HIGH LEVEL HIGH Impedance output leaxage current in amps. |
| 9. IZL-AMP | IZL | LOW LEVEL HICH ImPEDANCE OUTPUT LEAKAGE CURRENT IN AMPS. |
| 10. 10L1-AMP | 10 L | LOH LEVEL OUTPUT ORIVE CURRENT WITH VOO $=5 \mathrm{~V}$ IN AMPS. |
| 11. 10L2-AMP | 10L2 | LOH LEVEL OUTPUT DRIVE CURRENT WITH YDD $=10 \mathrm{~V}$ IN AMPS. |
| 12. 1OHI-AMP | 10 H 1 | HIGH LEVEL OUTPUT DRIVE CURRENT WITH YOD $=$ SY IN AMPS. |
| 13. IOH2-AMP | IOH2 | HIGH LEVEL OUTPUT DRIVE CURRENT WITH VOD $=10 \mathrm{~V}$ IN AMPS. |
| 14. IOLX-AMP | 10LX | LOW LEVEL XIAL OUTPUT CURRENT In AMPS. |
| 15. 10HX-AMP | IOHX | high level thal output current in amps. |
| 16. VOHX-VDC | VOHX | HIGH LEVEL CLOCX XTAL OUTPUT VOLTAGE IN VOLTS. |
| 17. VOLX-VDC | volx | LOW LEVEL CLOCX XYAL OUTPUT VOLTAGE IN VOLTS. |
| 18. VTNX-YDC | vtax | NEGATIVE XTAL THRESHOLD VOLTAGE IN VOLTS. |
| 19. VTPX-VDC | $V T P X$ | POSITIVE XTAL THRESHOLD VOLTAGE IN VOLTS. |
| 20. VIHI-VDC | VIH1 | HIGH LEVEL INPUT THRESHOLD VOLTAGE HITH VDD $=5 \cup$ IN VOLTS. |
| 21. VIH2-VDC | VIH2 | HIGH LEVEL INPUT THRESHOLD VOLTAGE WITH YOD $=10 \mathrm{~V}$ IN YOLTS. |
| 22. VILI-VDC | VILI | LOW LEVEL INPUT THRESHOLD VOLTAGE WITH YOD $=5 \mathrm{Y}$ IN VOLTS. |
| 23. VIL2-VDC | VIL2 | LOW LEVEL INPUT THRESHOLD VOLTAGE WITH VOD $=10 \mathrm{~V}$ IN VOLTS. |
| 24. FUNCTIONAL | functional | detailed operational check of the device at various voltage levels and device speeds. |
| 25. EF.SETUP.1 | TSLH3,TSHL3 (EF) | MINIMUM SETUP TIME FOR EF INPUTS WI'H YOD $=$ SV IN SECONDS. |
| 26. EF.SETUP. 2 | TSLH3, TSHL3 (EF) | MIMIMUM SETUP TIME FOR EF INPUTS WITY YDD $=10 \mathrm{Y}$ IN SECONDS. |
| 27. EF.HOLO.1 | THLH3, THHL3 (EF) | MINIMUM HOLD TIME FOR EF InPUTS WITH Vod $=5 \mathrm{~V}$ IN SECONDS. |
| 28. EF.HOLD. 2 | THLH3, THHL3 ( $\overline{E F}$ ) | MINIMUM HOLO TIME FOR EF INPUTS WITH YOD $=10 \mathrm{~V}$ IN SECONOS. |
| 29. DATA.SETUP. 1 | TSLHI,TSHLI (DATA) | MINIMUM SETUP TIME FOR DATA INPUTS WITH VDD $=5 V$ IN SECONOS. |
| 30. DATA.SETUP 1 | TSLHI,TSHLI (OATA) | minimum setup time for data inputs with vod e lov in secondos. |
| 31. DATA. HQLO. 1 | THLHI, THHLI (DATA) | MINIMUM HOLD TIME FOR DATA INPUTS WITH VOD $=5 \mathrm{~V}$ IN SECONOS. |
| 32. OATA.HOLD. 2 | THLH1. THML ( ${ }^{\text {( ATAA) }}$ | MINIMUM HOLD TIME FOR DATA INPUTS WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 33. INT.SETUP.1 | TSHL2 (TNTR) | MINIMUM SETUP TIME FOR INTERRUPT INPUT WITH VOD $=$ SV In SECONDS. |
| 34. INT.SETUP. 2 | TSHL2 ( INTR) | MINIMUM SETUP TIME FOR INTERRUPT INPUT WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 35. INT.HOLD.1 | THLH2 (TNTR) | MINIMUM HOLD TIME FOR INTERRUPT INPUT W!TH VDD $=5 \mathrm{~V}$ IN SECONDS. |
| 36. INT. HOLD. 2 | THLH2 ( $\overline{\text { INTR }}$ ) | MINIMUM HOLD TIME FOR IhTERRUPT INPUT WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 37. DMAI.SETUP. 1 | TSHL2 ( $\overline{\text { DMA }}$ ) | MINIMUM SETUP TIME FOR DMA-IN INPUT WITH VOD $=5 \mathrm{~V}$ IN SECONOS. |
| 38. DMAI. SETUP. 2 | TSHL2 ( DMA | MINIMUM SETUP TIME FOR DMA-IN INPUT WITH YDD $=10 \mathrm{~V}$ IN SECONDS. |
| 39. DMAI. HOLD. 1 | THLH2 ( OMM ) | MINIMUM HOLD TIME FOR DMA-IN INPUT WITH VOD $=5 \mathrm{~V}$ IN SECONDS. |
| 40. DMAI. HOLD. 2 | THLH2 ( $\overline{\text { M A }}$ ) | MINIMUM HOLD. TJME FOR DMA-IN IVPUT WITH YOD $=10 \mathrm{~V}$ In SECONOS. |
| 41. DNAO.SETJP. 1 | TSHL2 (DTHA) | MIMIMUM SETUP TIME FOR DMA-OUT INPUT WITH VOO $=5 \mathrm{~V}$ IN SECONOS. |
| 42. DMAO.SETUP. 2 | TSHL2 ( $\overline{\text { DMA }}$ ) | MINIMUM SETUP TIME FOR DMA-OUT INPUT WITH VOD $=$ IOV IN SECONDS. |
| 43. DMAO. HOLD.1 | THLH2 (DMA) | MINIMUM HOLD TIME FOR DMA-OUT INPUT WITH VOD $=5 \mathrm{~V}$ IN SECONDS. |
| 44. DMAD.HOLD. 2 | THLH2 (DMA) | MIMIMUM HOLD TIME FOR DMA-OUT INPUT WITH YOD $=$ IOV IN SECONDS. |
| 45. WAIT.SETUP. 1 | TSHL4 (WAIT) | MINIMUM SETUP TIME FOR WAIT INPUT WITH YOD $=$ SV IN SECONDS. |
| 46. WAIT.SETUP. 2 | TSHL4 (WAIT) | MINIMUM SETUP TIME FOR WAIT INPUT WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 47. PW.CLK. 1 | TWL, TWH 1 (CK) | MINIMUM PULSE WIDTH FOR CLOCK INPUT WITH YOO $=5 \mathrm{Y}$ IN SECONDS. |
| 48. PW.CLK. 2 | TWL 1, TWH 1 (CK) | MINIMUM PULSE WIDTH FOR CLOCK INPUT WITH $\mathrm{V}_{\text {D }}=10 \mathrm{~V}$ In SECONOS. |
| 49. PW.CLR. 1 | TWL2 (CLEAR) | MINIMUM PULSE WIDTH FOR CLEAR INPUT WITH YOD $=$ SV IN SECONDS. |
| 50. PW.CLR. 2 | TWL2 (CLEAR) | minimum pulse width for clear input with yoo $=$ Iov in seconos. propagation delay time measured from: |
| 51. TPLHI-TPA | TPLHL (TPA) | the falliag edge of clock pulse to the low to high transition OF TPA WITH $\mathrm{V}_{\text {DO }}=5 \mathrm{~F}$ IN SECONDS. |
| 51. TPLHI-TPB | TPLHI (TPB) | the rising edge of clock pulse to the loh to high transition OF TPB WITH $\mathrm{V}_{\text {DD }}=5 \mathrm{Y}$ IN SECONDS. |
| 51. TPLHT-MHR | TPLH 1 ( $\overline{M H R}$ ) | the falling edge of clock pulse to the lon to high transition OF MWR WITH $\mathrm{Y}_{00}=5 \mathrm{~V}$ IN SECONDS. |
| 52. TPLHL-MRD | TPLH2 ( $\overline{\text { MRD }}$ ) | the falling edge of clock pulse to the low to high transition OF MRD WITH VOD $=5 \mathrm{~V}$ IN SECONDS. |

TABLE B-2. 1802 SYMBOLS AND DEFINITIONS (CONTIMUED)

|  | SYMBOL | MIL SPEC SYMBOL | OEFINITION |
| :---: | :---: | :---: | :---: |
| 53. | TPLHI-N | TPLi44 (N) | the falling edge of clock pulse to the low to high transition OF NO-N2 WITH VDO $=5 \mathrm{~V}$ IN SECONOS. |
| 54. | TPLHT-O | TPLHE (0) | the rising edge of clock pulse to the low to high transition OF 0 WITH $V_{D D}=5 V$ IN SECONOS. |
| 55. | TPHLI-TPA | TPHLI (TPA) | the falling edce of clock pulse to the high to lon transition OF TPA WITH $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ IN SECONDS. |
| 55. | TPHLI-TPB | TPHLI (TPB) | the rising eoge of clock pulse to the high to low transition OF TPB WITH YOO $=5 \mathrm{~V}$ IN SECONDS. |
| 56. | TPHL I-MWR | TPHL3 (MWR) | the falling edge of clock pulse to the high to low transition OF MHR WITH $V_{O D}=5 \mathrm{~V}$ IN SECONDS. |
| 57. | TPHLI-MRO | TPHL2 (MRD) | the rising edge of clock pulse to the high to low transition OF MRD WITH VOD $=5 V$ IN SECONDS. |
| 58. | TPHLI-N | TPHL4 (N) | the falling edge of clocx pulse to the high to low transition OF NO-N2 WITH Y $\mathrm{V}_{\mathrm{DO}}=5 \mathrm{~V}$ IN SECONOS. |
| 59. | TPHLI-O | TPHL8 (0) | the rising edge of clock pulse to the high to low transition OF O WITH $\mathrm{Y}_{\text {DO }}=5 \mathrm{FI}$ IN SECONDS. |
| 60. | TPLH2-TPA | TPLHI (TPA) | the falling edge of clock pulse to the low to high transition OF TPA WITH $V_{D O}=10 \mathrm{~V}$ IN SECONDS. |
| 60. | TPLH2-TPB | TPLH) (TPB) | THE RISING EDGE OF CLOCK PULSE TO THE LOW TO hIGH TRANSITION OF TPB WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 60. | TPLH2-MWR | TPLH1 ( $\overline{\text { MWR }}$ ) | the falling edge of clock pulse to the low to high transition OF MHR WITH VOD $=$ lOV IN SECONDS. |
| 61. | TPLHZ-MRD | TPLH2 (MRD) | the falling edge of clock pulse to the low to high transition OF MRD WITH Y |
| 62. | TPLHZ-N | TPLH4 ( N ) | the falling edge of clock pulse to the low to high transition OF NO-N2 WITH $\mathrm{Y}_{\text {DO }}=10 \mathrm{~V}$ IN SECONDS. |
| 63. | TPLH2-0 | TPLH8 (0) | the rising edge of clock pulse to the low to high transition OF O WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 64. | TPHLZ-TPA | TPHLI (TPA) | the falling edce of clock pulse to the high to low transition OF TPA WITH VOD $=10 \mathrm{~V}$ IN SECONDS. |
| 64. | TPHLZ-TPB | TPHLI (TPB) | the rising eage of clock pulse to the high to low transition OF TPG WITH $V_{D D}=$ IOV IN SECONDS. |
| 65. | TPHL2-MHR | TPHL3 ( $\overline{M W R}$ ) | the falling edge of clock pulse to the high to low transition OF MWR with $\mathrm{V}_{0 D}=$ lov IN SECONDS. |
| 66. | TPHL2-MRD | TPHL2 ( MRD) | the rising edge of clock pulse to the migh to low transition OF MRD WITH $\mathrm{V}_{\text {DD }}=10 \mathrm{~V}$ IN SECONDS. |
| 67. | TPHL2-N | TPHL4 (N) | the falling edge of clock pulse to the high to loh transition OF NO-N2 WITH Y |
| 68. | TPHL2-0 | TPHL8 (0) | the rising eoge of clock pulse to the high to low transition OF Q WITH VOD $=$ IOV IN SECONDS. |
| 69. | DO.delay. 1 | TPXXI (DATA) | WORST CASE propagation delay time measured from the transition of the clock pulse to the high or low pransition of data-out FROM THE HIGH Z STATE OR VICE VERSA WITH $V_{D D}=5 V$ IN SECONDS. |
| 70. | DO. Delay 2 | TPXXI ( OATA) | horst case propacation delay time measured from the transition of the clock pulse to the high or loh transition of jata-cut fROM THE HIGH Z STATE OR VICE VERSA WITH Y $=$ lov in SECONDS. |
| 11. | SC.delay. 1 | TPLH7, TPHL7 (SC) | worst case propacation delay time measured from the falling edge of clock pulse to the transitiun of sco/scl with $V_{D O}=5 V$ IN SECONOS. |
| 72. | SC.oElay. 2 | TPLH7.TPHL7 (SC) | horst case propagation delay time measured from the falling edge of clock pulse to the transition of sco/scl with $V_{D D}=10 \mathrm{I}$ In SECONDS. |
| 73. | ADHF.DELAY.I | TPLH5,TPHLS | worst case propagation delay time measured from the falling edge of clock pulse to the transition of the memory highADDRESS BYTE WITH YOD $=5 \mathrm{~V}$ IN SECONDS. |
| 74. | ADH!.DELAY. 2 | TPLH5, TPHL5 | worst case propacation oelay time measured from the falling edge of clock pulse to the transition of the memory highADORESS BYTE WITH YDO $=$ IOV IN SECONOS. |
| 75. | ADLO. oElay. 1 | TPLH6.TPHL6 | worst case propagation jelay time measureo from fhe rising edce uf clock pulse to ihe transition uf the memory lomADORESS GYTE WITH VDO $=5 V$ IN SECONOS. |
| 76. | ADLO.DELAY. 2 | TPLH6, PPHLG | worst case propagation delay time measured from the risivg edce of clock pulse to the transition of the memory lowADDRESS BYTE WITH YOD = IOV IN SECONDS. |

TABLE B-3. 6504 ELECTRICAL TEST LIMITS

| PARAMETER | TEST LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ |  |  |
|  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| VIC | 200.011 | 2.000 | 200.0 M | 4.000 | 200.011 | 4.000 | v |
| VIC | -2.000 | -200.0M | -4.000 | -200.0M | -4.000 | -200.014 | 1 |
| IIH1 | -3.000N | 100.0N | $-3.000 \mathrm{~N}$ | 50.00 U | -3.000N | 50.00 U | A |
| IIH2 | -3.000N | 10.00 N | -3.000N | 100.0 N | -3.000N | 1.000 U |  |
| IIL1 | -100.0N | 3.000 N | -50.00U | 3.000 N | -50.00U | 3.000 N |  |
| IIL2 | -10.00N | 3.000 N | $-100.0 \mathrm{~N}$ | 3.000 N | -1.000U | 3.000 N |  |
| 10 HZ | -5.000N | 100.0 N | $-5.000 \mathrm{~N}$ | 1.000 U | -5.000N | 100.0 N |  |
| IOLZ | -100.0N | 5.000 N | -1.000U | 5.000 N | -100.0N | 5.000 N |  |
| IDD2 | -3.000N | 5.000 U | -3.000N | 50.00 U | -3.000N | 5.000 U | $\dagger$ |
| ISS2 | -5.000U | 3.000 N | -50.00U | 3.000 N | -5.000U | 3.000 N | 1 |
| VOL | 10.00 N | 400.0 M | 10.00 N | 400.0 M | 10.00 N | 400.0 M | $v$ |
| VOL | 10.00 N | 100.0 M | 10.00 N | 100.0 M | 10.00 N | 100.0 M |  |
| VOH | 2.400 | 6.000 | 2.400 | 6.000 | 2.400 | 6.000 |  |
| VOH | 4.400 | 6.000 | 4.400 | 6.000 | 4.400 | 6.000 | $\dagger$ |
| IOOOP | 10.00 N | 50.00 M | 10.00 N | 15.00 H | 10.00 N | 50.00 M | A |
| VDOR | 0.000 | 2.000 | 0.000 | 2.000 | 0.000 | 2.000 |  |
| VTH | 1.500 | 3.500 | 0.000 | 6.000 | 0.000 | 6.000 | . |
| VTL | 8.00 M | 2.000 | 0.000 | 6.000 | 0.000 | 6.000 | 1 |
| TA-EW-4.5 | 25.00 N | 250.0 N | 25.00 N | 300.0 N | 25.00 N | 250.0 N | 5 |
| TA-EW-5.5 | 25.00 N | 250.0 N | 25.00 N | 300.0 N | 25.00 N | 250.0 N |  |
| TA-RMW-4.5 | 25.00 N | 250.0 N | 25.00 N | 300.0 N | 25.00 N | 250.0 N |  |
| TA-R1MW-5.5 | 25.00 N | 250.0 N | 25.00 N | 300.0 N | 25.00 N | 250.0 N | $\dagger$ |

TABLE B-4. 1802 ELECTRICAL TEST LIMITS

| PARAMETER | TEST LIMITS |  |  |  |  |  | ư:75 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ |  |  |
|  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| 1. $V_{1 C P}$ | 0.000 | 1.500 | -1.000 | 1.000 | -1.000 | 1.000 | $y$ |
| 2. VICN | -1.500 | 0.000 | -1.000 | 1.000 | -1.000 | 1.000 | $v$ |
| 3. $1_{S S 1}$ | . 50.000 | 1.000 N | -500.0U | 1.000 N | -50.00u | 1.000 N | $A$ |
| 4. IsS2 | -100.0U | 1.000 N | -1.000M | 1.000 N | -100.0U | 1.000 N |  |
| 5. I ${ }_{5 S 3}$ | -200.0U | 1.000 N | -1.500M | 1.000 N | -200.0U | 1.000 N |  |
| 6. $!_{14}$ | -1.000n | 300.0 N | $-1.000 \mathrm{~N}$ | 2.000 U | -1.000N | 300.0 N |  |
| 7. ! IL | -300.0n | 1.000 N | -2.000U | 1.000 N | -300.0N | 1.000 n |  |
| 3. $I_{\text {IH }}$ | $-1.000 \mathrm{~N}$ | 300.0 N | -1.000N | 2.000 U | -1.000N | 300.0N |  |
| Э. ${ }_{21}$ | -300.0N | 1.000 N | -2.0000 | 1.000 N | -300.0N | 1.000 N |  |
| 10. ! OLI | 1.500 M | 100.0M | 950.04 | 100.0 M | 1.800 M | 100.0 M |  |
| 11. ${ }_{\text {OL2 }}$ | 2.800 M | 100.0M | 1.700 M | 100.0 M | 3.300 M | 100.0M |  |
| 12. 13HI $^{\text {J }}$ | -100.0M | -350.0U | -100.0M | -230.0U | -100.0M | -420.0u |  |
| 13. ${ }^{\text {OH2 }}$ | -100.09 | 550.00 | -100.0M | -550.0U | -100.0M | -550.0u |  |
| 14. :CLX | 100.0 u | 10.00M | 66.00 u | 10.00 M | 120.00 | 10.00M |  |
| i5. $\mathrm{S}_{\text {OHX }}$ | -10.00m | -50.00U | -10.00M | -33.00U | -10.00M | -60.00u | $\dagger$ |
| 15. $V_{O H X}$ | 4.500 | 5.100 | -1.000 | 1.000 | -1.000 | 1.000 | $V$ |
| 13. Volx | -1.000M | 500.0M | -1.000 | 1.000 | -1.000 | 1.000 |  |
| 18. Vryx | 300.0 M | 2.750 | -1.000 | 1.000 | -1.000 | 1.000 |  |
| 19. Y-px | -2.750 | -300.0M | -1.000 | 1.000 | -1.000 | 1.000 |  |
| 20. V141 | 0.000 | 3.500 | 0.000 | 3.500 | 0.000 | 3.500 | 1 |
| 21. $V_{\text {IH2 }}$ | 0.000 | 7.000 | 0.000 | 7.000 | 0.000 | 7.000 | $v$ |
| 22. V:L1 | 1.200 | 5.000 | 1.200 | 5.000 | 1.200 | 5.200 |  |
| 23. $\mathrm{VI}_{2}$ | 3.000 | 10.00 | 3.000 | 10.00 | 3.300 | 10.00 | - |
| 24. FJNCTIONAL | -500.0M | 500.0 M | . 500.0 M | 500.0 M | -500.JM | 500.0 M | $\because 4$ |
|  | -500.0M | 50.00 N | -500.0M | 50.00 N | -500.0M | 70.0 ck | , 4 |
|  | -500.0M | 30.00\% | -500. 5 M | 30.00 N | -500.0M | 100.3 N | s |
|  | -500.0M | 250.0 N | -500.0M | 350.0 N | -5c0. 2 M | 250.う |  |
|  | -500.3M | 150.0 N | -500.0M | 200.0 N | -500.04 | : $50 . \mathrm{u}$ |  |
|  | -500.0M | 0.000 | -500.0M | 0.000 | -500.34 | 50.30 v |  |
|  | -500.09 | 50.00 N | -500.0M | 50.00 N | -500.24 | 30.00 v |  |
|  | -520.0M | 350.0 N | -500.0M | 450.0 N | -500.04 | 300.0 N |  |
| 32. $t_{\text {HLHI }}$, $t_{\text {+HLI }}$ (JATA) | -500. 2 M | 200.0 \% | -500.cm | 250.2 v | -500. 3 M | !50.こ\% |  |
| 33. $\mathrm{t}_{\text {SHL } 2}$ (5:TR) | -500.3M | 30.00 N | -500.0M | 30.00 N | -500.2M | 50.00 N |  |
| 34. ${ }^{\text {SHLL }}$ (\% ${ }^{\text {(\%) }}$ | -500.0M | 70.00 N | -500.3M | 70.00 N | -500.2m | 90.CCN |  |
|  | -500.0.4 | 250.0 N | -500.0M | 300.0 N | -530.24 | $250.3 \%$ |  |
|  | .500. CM | ? 50.0 N | -500.0M | 700.0 N | -500.04 | '52. $\because$ ' |  |
|  | -500.3M | 30.00 v | . 500.0 M | 30.00 N | -500.00 | 50.00 v |  |
|  | -500.34 | 70.00\% | -500.0M | 70.00 N | -500.2M | 90.00 : | , |

TABLE B-4. 1802 .ELECTRICAL TEST LIMITS (CONTINUED)

| PARAIIETER | TEST LIMITS |  |  |  |  |  | Silis |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ |  |  |
|  | MIN | MAX | MIN | MAX | MIN | $\operatorname{Hax}$ |  |
|  | -500.0M | 250.0 N | -500.3M | 300.0N | -500.0M | 250.0 V | 5 |
|  | -500.0M | 150.0 N | -500.0M | 200.0 N | -500.0M | 150.0 N | ! |
|  | -500.0M | 30.00 N | -500.0M | 30.00 N | -500. JM | 50.0 N | ¢ |
| 2. -SHL2 $^{\text {( }}$ (NA) | -500.0M | 70.00 N | -500.0M | 70.00 N | -500.0M | 90.00 N |  |
| $\therefore 3 .{ }_{\text {HL4 }}(\overline{3 M A})$ | -500.0M | 250.0 M | -500.0M | 300.0 N | .500.2M | 250.0 N |  |
| 2. $t^{\text {HL42 }}$ ( $\overline{\text { DMA }}$ ) | -500.0M | 150.0 N | -500.0M | 700.0 N | -500. 3 M | 150.0 V |  |
| 45. $t_{\text {SHLH }}$ ( $\overline{\text { AIIT }}$ ) | -500.0M | 70.0 N | -500.0M | 70.0 N | -500.0M | 100.0N |  |
| 46. $t_{\text {SHLH }}$ (WATY) | -500.0M | 100.0 N | . 500.0 M | 100.0N | -500.0M | 150.0 N | i |
| 47. $t_{\text {dL1 }}$, WH1 (CK) | -500.084 | 190.0 N | -500.0M | 250.0 N | -500.2M | 190.0 N | $!$ |
| 49. EVLT, *HI (CK) | -500.0M | 80.00 N | -500.0M | 110.0 N | -500.0M | 80.00: |  |
| 49. $\quad$ HL2, ( $\because 5$ (AR) | -500.0M | 400.0 N | -500.0M | 500.28 | -500.34 | 350.0\%: |  |
| 50. * $\mathrm{HL2}$, (CEAR) | -500.2M | 200.0N | -500.0M | 250.08 | -500.54 | 200.0N |  |
|  | 0.000 | 450.0 N | 0.000 | 550.0 N | 0.000 | 400.0 N |  |
| 52. ${ }^{\text {OH2, }}$, (MRD) | 0.000 | 450.0 N | 0.000 | 500.0N | 0.000 | $400.0 \mathrm{~N}$ |  |
| 53. OLH4 $^{\text {( }}$ ) | 0.000 | 800.0 N | 0.000 | 1.0000 | 0.000 | 700.0N |  |
| 54. EDIH8 ! 2) | 0.000 | 600.0 N | 0.000 | 750.00 | 0.000 | 500.0 N |  |
| 53. $\mathrm{F}_{2 \mathrm{LL}}($ (TPA, TPB) | 130.0 N | 450.0 N | 160.0 N | 550.0 N | 100.0 N | 400.2 N |  |
|  | 0.000 | 450.0 N | 0.000 | 550.0 N | 0.000 | 400.04 |  |
| 57. $\mathrm{t}_{\mathrm{PH}, 2}$ (MरO) | 0.000 | 450.0N | 0.000 | 600.0 N | 0.000 | 400.0 N |  |
| 53. SHLC $^{\text {a }}$ (V) | 0.000 | 800.0 N | 0.000 | 1.000 u | 0.000 | 700.0 N |  |
| 53. -2463 $^{\text {¢ }}$ (2) | 0.000 | 600.0 N | 0.000 | 750.0 N | 0.000 | 500.34 |  |
| 60. *${ }_{\sim+1}$ (-PA, TPB | 0.000 | 250.0 N | 0.000 | 300.0 N | 0.000 | 229.0v |  |
|  | 0.000 | 300.3 v | 0.000 | $35 \mathrm{~J} . \mathrm{JN}$ | 0.500 | 202.04 |  |
| 52. $3_{3-4}\left(\begin{array}{c}\text { ( }\end{array}\right.$ | 0.500 | 430.0 N | 0.000 | 450.0N | 0.000 | 350.0 y | $!$ |
| 53. -PLH8 $^{\text {O }}$ | 0.000 | 300.0 N | 0.000 | 350.0 N | 0.000 | $270.0 \%$ |  |
|  | 50.00 N | 250.0 N | 10.0 N | 300.0 N | 45.00 N | 220.04 |  |
|  | 2.000 | 250.0N | 0.000 | 300.0 N | 0.000 | 230. ${ }^{2}$ |  |
|  | 0.000 | 300.0\% | 0.000 | 350.0 N | 0.200 | 270.34 |  |
| 57. $\mathrm{SPL}_{514}(1)$ | 3.000 | 4 CO .0 N | 0.000 | 450.0 N | 0.200 | 350.0 N |  |
|  | 0.000 | 300.0 N | 0.000 | 350.0 N | 0.000 | 270.0 v |  |
| 53. *oxx: © こaial | 0.000 | 600.0 N | 0.000 | 703.0 N | 0.000 | 550.04 |  |
| ?2. ${ }_{\text {Jxxi }}$ (JATA) | 0.000 | :00.0n | 0.000 | 450.0n | 0.000 | $35 \mathrm{C}$. . $\mathrm{v}^{\text {d }}$ |  |
|  | 0.900 | 550.0 N | 0.000 | 850.0N | 0.000 | 550.0 N |  |
| 12. *-GH7, ${ }^{\text {PHL7 }}$ (SC) | 0.000 | 350.0 N | 0.000 | 400.0 N | 0.300 | 300.38 | , |
|  | 0.200 | 1.2000 | 0.000 | 1.550 U | 0.000 | '.102: |  |
|  | 0.000 | 600.0 N | 0.000 | 700.0 N | 0.300 | 502.34 |  |
| 75. '3146, *P4'6 | 170.0 N | 550.0 N | 220.0 N | 550.0 N | 120.3 N | 500.24 |  |
| 15. *3.45" *205 | 90.00:4 | 350.0 V | 100.0N | 400.04 | 73.00 N | 300.0 v | $\dagger$ |

APPENDIX C
MDAC-STL DYNAMIC LIFE TEST SYSTEM

## MDAC-STL DYNAMIC LIFE TEST SYSTEM

The MDAC-STL Dynamic Life Test Syster (DLTS) is an 8080 microprocessorbased system designed to perform parallel testing, dynamic/static burn-in at high temperatures, and continuous monitoring of microcircuits. Figure $\mathrm{C}-1$ shows the operational configuration of the DLTS system. The block diagram in Figure C-2 illustrates the four major components of the DLTS. They are the chassis, control panel, Fluke 8600 multimeter, and printer. The following discussion addresses the operational aspects of the high temperature chassis and the control panel.

## CHASSIS DESCRIPTION

As shown in Figure C-3, the parallel test chassis consists of the following component blocks: control, voltage monitor, window detector, interface/ simulated fault, and driver. In addition, the portion of the chassis in the oven contains high temperature sockets for DUTs. Each matrix's corresponding inputs and outputs of each DUT are paralleled and only the wire for each input signal passes through the high temperature interface to the DLTS chassis. However, corresponding inputs of the 6504 matrices are wired together. This approach reduces the need for high temperature materials and components.

The control circuitry determines which OLTS chassis is being addressed by the control panel. It also generates control signals for the driver and monitor sections of the chassis. The voltage monitor section multiplexes specific voltages of interest, such as the device-under-test (DUT) supply voltage, for readout by the Fluke multimeter.

The window detector determines by an increased/decreased current through a detector resistor that outputs of the devices connected in parallel are not in compliance and that a failure has occurred. The interface board buffers all the input signals from the driver to the DUTS. The simulated fault board insures that stuck-at-zero ( $S-A-0$ ) and stuck-at-one ( $5-A-1$ ) faults can be detected during demonstration testing.


PARALLEL TEST SYSTEM

parallel test chassis

FIGURE C-1. DLTS CONFIGURATION


1 A MAXIMUM OF TWELVE DYNAMIC LIFE TEST CHASSIS MAY BE CONNECTED TO EACH DLTS CONTROL PANEL

FIGURE C-2. DLTS BLOCK DIAGRAA:


FIGURE C-3. PARALLEL TEST CHASSIS BLOCK DIAGRAPI

The driver creates the dynamic stimuli for the DUTs. The 6504 driver generates a GALPAT pattern, reading and writing the pattern to every DUT each cycle. The 1802 driver generates instructions executed by the microprocessor in the same sequence each cycle.

CONTROL PANEL DESCRIPTION

The control panel operates in eight modes. For clarity, the modes may be subdivided into three categories of initialization, operation, and data display. The initialization modes are CHASSIS SELECT, SERIAL MUMBER SELECT, and TIME SET. The CHASSIS SELECT mode is used to select the chassis that have been connected to the control panel. DLTS chassis locations 2 and 3 are dedicated to the 6504 and 1802 parallel test chassis, respectively. By selecting only active chassis, the monitor interrogating cycle time is minimized. The interrogating time is less than 8 ms for a parallel test chassis when no error is present. When a 6504 error occurs, the chassis cycle time varies from ten to thirty seconds and is dependent on the number of matrices that contains an error. In contrast, the 1802 requires twenty-five seconds of settling time before interrogating the chassis for a failed device. An additional ten to thirty seconds are required to isolate the failed device. The SERIAL NUMBER SELECT mode is used to select the DUT sockets that have devices installed and thereby disregard output data for empty DUT sockets. The TIME SET mode is used to set a real time clock with date and time.

The operational modes are RESET and CONTINUOUS MONITOR. RESET clears the software registers in the control panel and restarts the driver in the test chassis. In the CONTINUOUS MONITOR mode, selected chassis are sequentially interrogated. When the 6504 parallel test chassis is interrogated, a HALT pulse is transmitted to the DLTS control panel. If the HALT signal is high, no error was detected and the next selected chassis is interrogated. However, if the HALT signal is low, the chassis detected an error. The DLTS then performs five VRPS voltage (Figure $C-4$ ) measurements. A matrix has an error when the VPPS voltage is less than 5.525 V . If the $\mathrm{V}_{\text {RPS }}$ measurement indicates no matrix error, then the window detector has falsely triggered. Next, the false HALT (no error) register is increnented. The false halt register stores the number of false triggers between resets.


FIGURE C-4. PARALLEL TEST METHOD MATRIX CONCEPT

The COMPARE DATA (CD) signal from the 6504 chassis then cues t:e DLTS that a failed 6504 has a S-A-O or S-A-1 fault. Then the VDn voltages with the driver in a static state are measured to isolate a failed device in a matrix.

During parallel testing four bad DUTs in each matrix of five devices can be detected as failures during the same cycle. If all five 6504 s had incorrect output data during the same cycle, then the errors would appear transparent to the window detector (all the 6504 s outputs would be in the same state with no large output current flow).

A software subroutine insures that the driver has an approximately $25 \%$ duty cycle if all matrices have failures at different address locations. After a matrix has its first error (ERROR COUNT $=1$ ) and if no additional failure occurs within the chassis for 90 seconds, the ERROR COUNT is reset to zero. After a 6504 matrix has two failures (ERROR COUNT $=2$ ) within 180 seconds of each other, the matrix is masked (unable to halt) for 130 seconds. During each failed chassis cycle, ten seconds per matrix are required to isolate the failed devices.

The 1802 parallel procedure is similar to the 6504 procedure except for the following: a) in a matrix of five devices,fewer than two failed 1802 s can be isolated per cycle, b) there is no COMPARE DATA signal since the device has multiple outputs, $c)$ the $V_{D D}$ and $V_{S S}$ voltages are measured to isolate the failed devices, and d) three of the five 1802 s are assumed as good devices.

After an 1802 matrix has two failures within 240 seconds of each other, the matrix is masked for 210 seconds. However, after a matrix has its firsterror and no additional failure occurs within the chassis for 120 seconds, then its error count is reset to zero. Window detectors are masked before the restarting of the driver to insure that the failed 1802 is reinitialized. Reinitializing is necessary after a failure has occurred because the failure may effect sequential instructions. The 1802 driver will run at least $17 \%$ of the time if all matrices fail different instructions over the 210 seconds of masking.

Finally, the remaining control panel modes are in the data display category. They are: VOLTAGE MONITOR, PRINT, and PRINT FUNCTIONAL DATA. When the VOLTAGE MONITOR mode is selected, voltages of interest (such as the DUT supply voltages) are monitored. The voltages are displayed on the Fluke 8600 digital voltmeter. Serial numbers and chassis numbers are also displayed on the control panel. In the parallel chassis PRINT mode, a voltage printout (Figure $C-5$ ) is obtained. When the PRINT FUNCTIONAL DATA is selected, a printout is obtained without the DUT voltage/current measurements. Because the voltage measurements for a single chassis take approximately one minute, a faster printout of the DUT functional data is available with PRINT FUNCTIOHAL DATA mode.
653. "E5"


APPENOIX D
DEMONSTRATION TEST DATA SUMMARIES

This appendix contains the data summaries of the demonstration test devices and control group for the 65044 K memory and the 18028 -bit microprocessor. The data summaries include the parameter means and standard deviations (sigmas) for all electrical test measurements performed at $125^{\circ} \mathrm{C}$. Tables $0-1$ and $0-2$ present the demonstration test data summaries for both device types. The control group data summaries are included in Tables D-3 and D-4. For reference, the parameter symbols and test limits for the 6504 and 1802 were previously defined in Appendix $B$.
table d-1. 6504 parameter summaries of the demonstration test devices ( $175^{\circ} \mathrm{C}$ Cell $/ 125^{\circ} \mathrm{C}$ data)

|  | ~ | $\frac{\square}{2}$ <br>  |  <br>  <br>  <br>  |
| :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \frac{\pi}{2} \\ & \frac{3}{5} \\ & \frac{2}{4} \\ & \frac{2}{2} \end{aligned}$ |  <br>  <br>  <br>  |
|  | $\begin{aligned} & \text { N } \\ & \text { 혿 } \\ & \text { ~ } \end{aligned}$ | $\begin{aligned} & \frac{4}{5} \\ & \stackrel{T}{3} \\ & \frac{2}{2} \\ & \frac{2}{2} \end{aligned}$ |  <br>  <br>  <br>  |
|  | $\begin{gathered} \underset{\Delta}{\vec{~}} \\ \underset{\Delta}{\boldsymbol{z}} \end{gathered}$ | $\begin{aligned} & \frac{\pi}{2} \\ & \stackrel{3}{3} \\ & \underset{2}{2} \\ & \frac{1}{2} \end{aligned}$ |  <br>  <br>  <br>  |
|  | 号 |  |  |


|  | n 옹 홍 웅 | $\begin{aligned} & \frac{\pi}{2} \\ & \frac{1}{n} \\ & \frac{2}{4} \\ & \frac{2}{2} \end{aligned}$ |  <br>  <br>  <br>  |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { n } \\ & \text { 훌 } \\ & \text { © } \end{aligned}$ |  |  |
|  | $\begin{aligned} & \sim \\ & \stackrel{N}{訁} \\ & \text { 훌 } \\ & \sim \end{aligned}$ | $\frac{\sum_{2}^{s}}{3}$ $\frac{\underset{⿺}{2}}{\frac{2}{2}}$ |  <br>  <br>  <br>  |
|  | $\underset{\underset{\Xi}{\underline{\Xi}}}{\stackrel{\rightharpoonup}{E}}$ | $\begin{aligned} & \frac{\pi}{3} \\ & \frac{\pi}{3} \\ & \frac{2}{2} \\ & \frac{2}{2} \end{aligned}$ |  <br>  <br>  <br>  |
|  |  |  |  <br>  <br>  |

TABLE D-3.

|  | $\sim$ <br>  <br> 오 <br> 융 |  |  <br>  <br>  <br>  <br>  |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \sim \\ & \stackrel{\sim}{3} \\ & \text { 훋 } \\ & \infty \\ & \infty \end{aligned}$ |  |  <br>  <br>  <br>  <br>  |
|  | $\begin{aligned} & \sim \\ & \stackrel{\sim}{3} \\ & \stackrel{i}{x} \\ & \sim \end{aligned}$ |  |  <br>  <br>  <br>  <br>  <br>  |
|  | $\frac{\underset{a}{\underset{~}{E}}}{\underset{2}{2}}$ |  |  <br>  <br>  <br>  |
|  |  |  |  |

TABLE $11-4 . \quad 1802$ PARAHETER SUMIIARIES OF THE DEMONSTRATION TEST CONTROL GROUP ( $125^{\circ} \mathrm{C}$ DATA)

|  | ~ 훋 8 8 | $\underset{\underset{\Sigma}{\Sigma}}{\underset{\Sigma}{\Sigma}}$ |  <br>  <br>  <br>  |
| :---: | :---: | :---: | :---: |
|  |  |  |  <br>  <br>  <br>  |
|  | $\begin{aligned} & \sim \\ & \stackrel{\sim}{3} \\ & \underset{⿱}{ } \\ & \sim \end{aligned}$ | $\begin{aligned} & \frac{\pi}{2} \\ & \frac{\pi}{n} \\ & \underset{\sim}{\frac{2}{2}} \end{aligned}$ |  <br>  <br>  <br>  |
|  | $\frac{\vec{a}}{\underset{z}{z}}$ |  |  <br>  <br>  <br>  |
|  |  | - | - $\because$-r <br>  <br>  |

TABLE D-4. 1802 PARAMETER SUMMARIES OF IHE DEMONSTRATION TEST CONTROL GROUP ( $125^{\circ} \mathrm{C}$ DATA) (CONTINUED)

|  | $\begin{aligned} & \sim \\ & \tilde{3} \\ & \text { 올 } \\ & 8 \\ & 8 \end{aligned}$ |  |  <br>  <br>  <br>  |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \approx \\ & \stackrel{\sim}{亏} \\ & \text { 오 } \\ & \infty \\ & \infty \end{aligned}$ |  |  <br>  <br>  <br>  <br>  |
| Synoh 3^II甘ากWกว | $\begin{aligned} & \sim \\ & \\ & \text { 오 } \\ & \sim \\ & \sim \end{aligned}$ | $\begin{aligned} & \sum_{N}^{\mathbb{N}} \\ & \underset{\sim}{\pi} \\ & \underset{\sim}{\Sigma} \\ & \hline \end{aligned}$ |  <br>  <br>  <br>  |
|  | $\stackrel{\underset{\Delta}{\boxed{~}}}{\stackrel{\rightharpoonup}{Z}}$ | $\begin{aligned} & \frac{\pi}{2} \\ & \frac{\pi}{U} \\ & \underset{\Sigma}{\Sigma} \\ & \frac{1}{\Sigma} \end{aligned}$ |  <br>  <br>  <br>  <br>  <br>  |
|  |  |  |  |




# FILMED 

3-85

$$
\mid
$$

$$
\mid
$$

$$
1
$$

## ?


[^0]:    If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC ( RBRP) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

    Do not return copies of this report unless contractual obligations or notices on a specific document requires that it be returned.

[^1]:    Protecting failed devices from damage due to excessive currents could be done by limiting the output current. The buffered output, discussed later, is one such method. Another is to insert resistors in the outputs before they are connected toge ther. This method was considered for the demonstration test and dismissed because of the large number of resistors required--one per output for the 1802 results in 675 resistors for a single test chassis of 25 DUTs. However, this approach may now be practical since high temperature sockets with provisions for mounting resistors vertically on the socket have recently become available. The output resistor approach is feasible with or without the special sockets but it results in added high temperature board complexity and cost.

