EE 421/621 Digital IC
Design

12/1/2021
Lecture 27


Final for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas

NAME:		

Show your work to get credit. Open book and closed notes.

Unless otherwise indicated use the following SPICE parameters for hand calculations with VDD = 5 V. Also, use R'n = 20k, R'p = 40k, and C'ox = 2.5 fF/um<sup>2</sup>.


Note that by the book's definition the threshold voltage for the PMOS device is positive (so from the data below  $V_{THP} = 0.9 \text{ V}$  using the book's labeling and equations).






V65 = V65 - Vieta 0 Z -Vith

1. Estimate the switching point voltage, VSP, output low voltage, VOL, and output high voltage, VOH, for the following inverters using the square-law equations. Note that your answers are all numbers (not symbolic). Please place a box around






2. Suppose the inverters in problem 1 are connected to a 50 fF load. Estimate both tPHL and tPLH. (10 points) tput = 0.7.100x.50f tphl = 0.7.50ff.20x.6 tpHL=0.7. 100K . 50 FF 3. Suppose an inverter drives a capacitive load from 0 to 5 V at a maximum frequency of 100 MHz with 100 ps edge transitions. If the peak amount of current pulled by the circuit is 100 mA: 1) what is the value of the capacitive load? (2 points) 2) What is the average power consumed by the circuit? (4 points) 3) How much power is delivered to the capacitive load? (2 points) 4) What is the peak energy stored by the capacitive load? (2 points) 5) How much power is dissipated by each MOSFET in the




4. Estimate the delays, *t<sub>PHL</sub>* and *t<sub>PLH</sub>*, from point A to B in the following circuit. All MOSFETs have lengths of 600 nm. Widths of the PMOS and NMOS in each inverter are equal as shown in the figure below. Show your work and place your answers in boxes. (10 points)







5. Sketch the layout of a poly2 resistor in the C5 process using the hi-res layer. Ensure you label the layers you are using including your connections to metal. (5 points).



6. Sketch the implementation of a logic gate that implements (A + B + C)D. (5 points)



7. Suppose the bottom plate parasitic in the poly1-poly2 capacitor seen below is 25% of the desired capacitance value (here 1 pF). If the resistor is large so its effects can be neglected estimate the output voltage change if the input voltage changes from 0 to *VDD*. Sketch the schematic of the equivalent circuit. Please place a box around your numerical answer (this means put a box around a number, you know *VDD* from the first page of this exam). (10 points)



8. If the resistor value is 20k in the previous problem and an AC voltage is applied to the input estimate the frequency where the output AC voltage is half of the AC input voltage. Sketch the schematic of the equivalent circuit ensuring the bottom plate parasitic's location is clear. Please place a box around your numerical answer. As in all of the problems on this exam showing your work is important for getting full marks. (10 points)

21.25 20K + JW1.25

 $1 = \frac{2}{1.25}$ ,  $\frac{200^2 + (\frac{1}{211 + 1.25p})^2}{\sqrt{200^2 + (\frac{1}{211 + 1.25p})^2}}$ 

9. Show how to derive the equation for the  $V_{SP}$  of an inverter formed using a PMOS device and a resistor. (10 points)

VSP = KPp.W. (VDO - VSP - 4HD) KPP.W 82 (VDO-VTHP) - 2VSP (VDD-V7HP) + VSP - VSP 0=X(UDD-V7Hp)2-(ZX(VDD-VHp)+1)VSp+VSp.X VSP - (2x(VOO-VTHP) +1)VSP (VOO-VTHP) (2 X (UDD-VTHP)+1)+ [4(VDD-VTHP)]

10. What happens to the current in an inductor if a constant voltage is applied across the inductor? Give an example, in your course projects, of when this happens. (15 points)

