Latest Physical Layer test Methodologies in SATASAS 6G




John Calvin Tektronix Storage Portfolio Product Manager Chairman of SATA-IO Logo and Interoperability Working group



Presenter Biography

John Calvin, Logo Work Group Chair

- John Calvin currently is the chairman of the Serial ATA International Organization's Interoperability working group. John is a Product Manager at Tektronix where he has worked for the last 15 years, with a focus on high speed serial measurements solutions for industry standards. He has worked as a contributor to SATA testing since 2000. John holds a Bachelors Degree in Electrical Engineering from Washington State University and has been awarded 6 patents in measurement-related technology.
- <u>http://www.serialata.org/about/work_group_chairs.asp</u>



Agenda

- Introduction
- SAS
 - Physical Layer Testing Overview
 - Measurements
 - Challenges in SSC
 - Test Reporting
- SATA
 - UTD 1.4 (6 Gb/s) Measurements
 - New Measurements
 - Receiver Testing
- Summary

Technology Leader Tektronix in Storage Standards




Serial Attached

- Serial Advanced Technology Attachment (SATA)
 - Tektronix has the only comprehensive and <u>fully automated SATA physical</u> layer test automation package in the industry today, enabling the broad set of expert users, industrial automation and technical users alike.
 - Well established 20 GHz scope performance has been utilized at industry interoperability events and test labs for 2 years and provides unparalleled trigger, capture and analysis capabilities.
 - In the field of Receiver testing, Tektronix has introduced the concept of full digital synthesis of waveform impairments as well as integrated methods of logical state control with high performance (24Gs/sec) Arbitrary Waveform Generators.
 - <mark>6</mark>Gb/s

- Serial Attached SCSI (SAS)
 - Tektronix is currently recognized as one of the two valid tool providers for the UNH IOL <u>SAS Consortium's Physical Layer test suite</u>. These are the tests performed for SAS conformance at a recent Plugfest.
 - Best in class, proven real time instrumentation platform along with industry recognized 70GHz sampling scopes provides users flexibility and latitude with either advanced debug or higher bit rates.
 - The first and only tool provider to provide comprehensive Noise decomposition, as well as Jitter decomposition along BER contour calculations.

Tektronix[®] Innovation Forum

Storage Timelines and Solutions Development



Industry Productivity

Compliance Testing – An Industry Productivity Issue

Greater speed means greater design challenges, with implications...

- Greater test complexity
 - More instruments, configurations, and setup time
- Breadth of tests demands highly experienced, senior equipment users to perform and interpret results.
- Text complexity is high
 - Highly specialized e.g., SSC modulation analysis, advanced receiver testing, Frequency domain S-Parameter measurements.
- Days to perform effective, repeatable and reliable product validation tests




"Banner specs are no longer the gating issue. The latest equipment provides ample raw performance. What's needed is greater ease of use, setup and automation."

- Customer feedback

Tektronix Innovation Forum

Integrated and Automated Test Control TekExpress[™] Test Automation Framework



TSG/PHY/OOB, RSG testing

- Simplifies Complex Measurements
- Improves Engineering Productivity
- Repeatable and Consistent results
- Automatic with no user intervention

- Arbitrary Waveform Generator (AWG)
 - DUT state control
 - Digitally synthesizes test signal impairments (Direct Synthesis)

Complete offering includes:

- Leading portfolio of Tektronix test instruments
 - Oscilloscopes
 - Signal generators
- 3rd party integration with RF switch (Keithley), fixtures, API (NI), cabling, deskew, etc.
- Auto discovery of instruments using GPIB, USB, and LAN
 - 1GbE networking is used for data/waveform transport.
 - GPIB/488.2 is used for RF Switch and Power supply communications
- Test sequence automation
- One button control
- Reporting



SAS Physical Layer Testing





STA: PHY informative measurements



- SAS GROUP 1: COUPLING & OOB REQUIREMENTS
 - TEST 5.1.1 AC COUPLING REQUIREMENTS
 - TEST 5.1.2 TX MAXIMUM NOISE DURING OOB IDLE
 - TEST 5.1.3 TX OOB BURST AMPLITUDE
 - TEST 5.1.4 TX OOB OFFSET DELTA
 - TEST 5.1.5 TX OOB COMMON MODE DELTA
- SAS GROUP 2: TX SPREAD SPECTRUM CLOCKING (SSC) REQUIREMENTS
 - TEST 5.2.1 TX SSC MODULATION TYPE
 - TEST 5.2.2 TX SSC MODULATION FREQUENCY
 - TEST 5.2.3 TX SSC MODULATION DEVIATION AND BALANCE
 - TEST 5.2.4 TX SSC DFDT (INFORMATIVE)
- GROUP 3: TX NRZ DATA SIGNALING REQUIREMENTS
 - TEST 5.3.1 TX PHYSICAL LINK RATE LONG TERM STABILITY
 - TEST 5.3.2 TX COMMON MODE RMS VOLTAGE LIMIT
 - TEST 5.3.3 TX COMMON MODE SPECTRUM
 - TEST 5.3.4 TX PEAK-TO-PEAK VOLTAGE
 - TEST 5.3.5 TX VMA AND EQ (INFORMATIVE)
 - TEST 5.3.6 TX RISE AND FALL TIMES
 - TEST 5.3.7 TX RANDOM JITTER (RJ)
 - TEST 5.3.8 TX TOTAL JITTER (TJ)

9

The SAS consortium and the testing programs sponsored by the SCSI Trade Association (STA) perform these measurements on an <u>informative</u> basis.

There are no sanctioned SAS <u>compliance</u> measurements.

- GROUP 4: S-PARAMETER REQUIREMENTS
 - TEST 5.4.1 RX DIFFERENTIAL RETURN LOSS (SDD11)
 - TEST 5.4.2 RX COMMON-MODE RETURN LOSS (SCC11)
 - TEST 5.4.3 RX DIFFERENTIAL IMPEDANCE IMBALANCE (SCD11)
 - TEST 5.4.4 TX DIFFERENTIAL RETURN LOSS (SDD22)
 - TEST 5.4.5 TX COMMON-MODE RETURN LOSS (SCC22)
 - TEST 5.4.6 TX DIFFERENTIAL IMPEDANCE IMBALANCE (SCD22)



Tektronix Innovation Forum 2010 TEST 5.3.9 - TX WAVEFORM DISTORTION PENALTY (WDP)

TekExpress: SAS TSB/PHY/OOB



Select Standard O Serial ATA SAS		Select Device	Select Test Suite	Version				
		⊙ Drive	 ● PHY-TSG-00B ○ Rx-Tx 	SAS 2.	0			
		Drive : PHY-TSG-00B S	AS 2.0		Configure			
Select	Test Name Test 5.2.4 - TX 550 DF			<u>^</u>				
		Link Rate Long Term Stability			Show MOI			
		n Mode RMS Voltage Limit		_				
	Test 5.3.3 - TX Commor	n Mode Spectrum			Show Schematic			
	Test 5.3.4 - TX Peak-to-	Peak Voltage						
	Test 5.3.5 - TX VMA an	J EQ			SelectAll			
	Test 5.3.6 - TX Rise and	I Fall Times		≡				
	Test 5.3.7 - TX Random	Jitter (RJ)			Select Required			
	Test 5.3.8 - TX Total Jitt	er (TJ)						
	Test 5.3.9 - TX Wavefo	rm Distortion Penalty (WDP)		~	Deselect All			

• Example SAS Report:

<u>ftp://ftp.tektronix.com/outgoing/Sample_SAS_Report.mht</u>


TekExpress: SAS TSB/PHY/OOB




Drive : PHY-TSG-00B SAS 2.0									
TestName	Status	Low Limit	Measured Value	High Limit	Low limit margin, High limit margin	Pass/Fail Status ^			
Test 5.1.2 - TX Maximum Noise Duri	Completed Test 5.1.2 - TX Maximum	120 mV	104	-NA-	16 · Passed	🗸 Pass			
		2400 mV	Maximum peak-to-peak burst amplitu	-NA-	1796 - Passed				
		2400 mV	Minimum peak-to-peak burst amplitu	-NA-	2119.8 - Passed				
Test 5.1.3 - TX OOB Burst Amplitude	Completed Test 5.1.3 - TX OOB Burs	240 mV			364 - Passed	✓ Pass			
		240 mV			40.2 - Passed				
Test 5.1.4 - TX OOB Offset Delta	Completed Test 5.1.4 - TX OOB Offs	25 mV	-3.09832	-NA-	28.0983 - Passed	✓ Pass			
Test 5.1.5 - TX OOB Common Mode	Completed Test 5.1.5 - TX 00B Com	50 mV	-3.47364	-NA-	53.4736 - Passed	🗸 Pass			
Test 5.2.1 - TX SSC Modulation Type	Completed Test 5.2.1 - TX SSC Mod		Down-spread SATA			🗸 Pass			
			Modulation frequency: 30		0,3-Failed				
Test 5.2.2 - TX SSC Modulation Freq	Completed Test 5.2.2 - TX SSC Mod	30 KHz	Min Modulation frequency: 29.9976	33 KHz	Informative	🗙 Fail			
			Max Modulation frequency: 30.0017		Informative	1			
T JEAN THOREM IN C. D. C.		-5000 ppm	Max deviation: -2200.53	0 ppm Informative		V = 1			
Test 5.2.3 - TX SSC Modulation Devi	Completed Test 5.2.3 - TX SSC Mod	-5000 ppm	Min deviation: -0.4482	0 ppm	Informative	🗙 Fail			
Test 5.2.4 - TX SSC DFDT (Informati	Completed Test 5.2.4 - TX SSC DFD	-5350 ppm/us	-327.7502	350 ppm/us	5022.2498, 677.7502 - Passed	🗸 Pass 🛛 🚩			
<			Ш			>			

- Test Results are detailed in the analysis panel, showing measurement results, user or standard specified test limits and high and low margin values.
- The Pass/Fail criteria defaults to the SAS Standards limits, however users can relax or make them more stringent if needed.

Advanced Noise Decomposition and Jitter Analysis



SAS/SATA SSC Analysis



 Advanced tools required to provide detailed insights into SSC modulation problems and to automatically identify and zoom in on problem areas

• In this example, the regions of maximum and minimum modulation as well as the dF/dT absolute maximum are magnified and presented for scrutiny

Tektronix Innovation Forum 2010

SAS: Comprehensive Report: 29 fully automated tests

	Test Details				Measured					
Test Name	Pattern Name	Interface Speed	Measurement Details	Low Limit	Value	High Limit	Margin	Units	Test Result	
Test 5.2.1-TX SSC Modulation Type	HFTP	6.0Gb/s	Center-spread SAS	-NA-	SSC ON	-NA-	-NA-	-NA-	Pass	
	HFTP	6.0Gb/s	SSC Modulation Frequency	>= 30	30.0000	<= 33	0,3		Pass	
Test 5.2.2-TX SSC Modulation Frequency	HFTP	6.0Gb/s	Min SSC Modulation Frequency	>= 30	29.9992	<= 33	Informative	KHz	Informative	
	HFTP	6.0Gb/s	Max SSC Modulation Frequency	>= 30	30.0011	<= 33	Informative		Informative	
	HFTP	6.0Gb/s	Max Deviation	-NA-	-2199.6500	-NA-	-NA-		Informative	
	HFTP	6.0Gb/s	Min Deviation	-NA-	2200.0074	-NA-	-NA-	1	Informative	
Test 5.2.3-TX SSC Modulation Deviation and Balance	HFTP	6.0Gb/s	Avg Deviation	>= -350	0.1787	<= 350	350.1787, 349.8213	ppm	Pass	
	HFTP	6.0Gb/s	Deviation asymmetry	-	0.3574	<= 288	287.6426		Pass	
Test 5.2.4-TX SSC DFDT (Informative)	HFTP	6.0Gb/s	df/dt	>= -850	-380.3082	<= 850	Informative	ppm/us	Informative	
							1			
	HFTP	6.0Gb/s	Mean Period	> -100	-2.1050	< 100	Informative		Informative	
Test 5.3.1-TX Physical Link Rate Long Term Stability	HFTP	6.0Gb/s	Min Period	> -100	2200.0074	< 100	Informative	ppm	Informative	
	HFTP	6.0Gb/s	Max Period	> -100	-2199.6501	< 100	Informative		Informative	
Test 5.3.2-TX Common Mode RMS Voltage Limit	CJTPat-Gen 2	6.0Gb/s	Common-mode RMS voltage at IT (mV)- SAS 2.0	-	42.9927	< 30	12.9927	mV	Fail	
	CJTPat-Gen 2	6.0Gb/s	Common-mode spectrum (dBmV) at 100MHz-SAS 2.0	-	-33.5589	< 12.7	46.2589		Pass	
Test 5.3.3-TX Common Mode Spectrum	CJTPat-Gen 2	6.0Gb/s	Common-mode spectrum (dBmV) at first harmonic-SAS 2.0	-	16.7701	< 26	9.2299	mV	Pass	
	CJTPat-Gen 2	6.0Gb/s	Common-mode spectrum (dBmV) at second harmonic-SAS 2.0	-	-9.8586	< 30	39.8586		Pass	
Test 5.3.4-TX Peak-to-Peak Voltage	D30.3-Gen 2	6.0Gb/s	Peak to Peak voltage (mVppd)-SAS 2.0	> 850	1240.0000	< 1200	390 , 40	mV	Fail	
Test 5.3.5-TX VMA and EQ	D30.3-Gen 2	6.0Gb/s	Transmitter equalization (dB)-SAS 2.0	> 2	2.0684	< 4	Informative	dB	Pass	
	D 40.0	0.0.01/	Dias time is as		55 7040		444040		Daras	
Test 5.3.6-TX Rise and Fall Times	D10.2	6.0 Gb/s	Rise time in ps	>= 41.6	55.7616	-	14.1616	ps	Pass	
	D10.2	6.0 Gb/s	Fall time in ps	>= 41.6	55.3999	-	13.7999	L	Pass	
	D24.3-Gen 2	6.0Gb/s	Rj before CIC	-	0.7069	<= 25	24.2931		Pass	
Test 5.3.7-TX Random Jitter (RJ)	D24.3-Gen 2	6.0Gb/s	Rj after CIC		0.5321	<= 25	24.4679	ps	Pass	

Innovation Forum

SATA Physical Layer Testing





It's the measurements ...

SATA UTD 1.4 Test Requirements

Phy Transmit Signal Requirements	SI General Requirements
TSG-01 : Differential Output Voltage	SI-1:8 : Cable Characterization
TSG-02 : Rise/Fall Time	SI-09 : Inter-Symbol Interference
TSG-03 : Differential Skew	Phy General Requirements
TSG-04 : AC Common Mode Voltage	PHY-01 : Unit Interval
TSG-05 : Rise/Fall Imbalance	PHY-02 : Frequency Long Term Stability
TSG-06 : Amplitude Imbalance	PHY-03 : Spread-Spectrum Modulation Frequency
TSG-07 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD/10	PHY-04 : Spread-Spectrum Modulation Deviation
TSG-08: Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUD/10	Phy OOB Requirements
TSG-09 : Gen1 (1.5Gb/s) TJ at Connector, Clock to Data, fBAUD/500	OOB-01 : OOB Signal Detection Threshold
TSG-10 : Gen1 (1.5Gb/s) DJ at Connector, Clock to Data, fBAUD/500	OOB-02 : UI During OOB Signaling
TSG-11 : Gen2 (3Gb/s) TJ at Connector, Clock to Data, fBAUD/500	OOB-03 : COMINIT/RESET and COMWAKE Transmit Burst Length
TSG-12 : Gen2 (3Gb/s) DJ at Connector, Clock to Data, fBAUD/500	OOB-04 : COMINIT/RESET Transmit Gap Length
TSG-13: Gen3 (6Gb/s) Transmit Jitter w/wo CIC	OOB-05 : COMWAKE Transmit Gap Length
TSG-14 : Gen3 (6Gb/s)TX Maximum Differential Voltage Amplitude	Phy Receiver/Transmitter Channel Reqs
TSG-15 : Gen3 (6Gb/s) TX Minimum Differential Voltage Amplitude	RX/TX-01 : Pair Differential Impedance
TSG-16 : Gen3 (6Gb/s) Tx AC Common Mode Voltage	RX/TX-02 : Single-Ended Impedance (Obsolete)
Phy Receive Signal Requirement	RX/TX-03 : Gen2 (3Gb/s) Differential Mode Return Loss
RSG-01 : Gen1 (1.5Gb/s) Receiver Jitter Tolerance Test (Normative)	RX/TX-04 : Gen2 (3Gb/s) Common Mode Return Loss
RSG-02 : Gen2 (3Gb/s) Receiver Jitter Tolerance Test (Normative)	RX/TX-05 : Gen2 (3Gb/s) Impedance Balance
RSG-03 : Gen3 (6Gb/s) Receiver Jitter Tolerance Test	RX/TX-06 : Gen1 (1.5Gb/s) Differential Mode Return Loss
RSG-05 : Gen1 Asynchronous Receiver Stress Test at +350ppm	RX/TX-07 : Gen3 (6Gb/s) Differential Mode Return Loss
RSG-06 : Gen1 Asynchronous Receiver Stress Test With SSC	RX/TX-08 : Gen3 (6Gb/s) Impedance Balance

SATA Measurement Legends:

No change from previous UTD 1.3 spec version Revised methodology from UTD1.3 to UTD 1.4 New test definitions in UTD 1.4 Obsolete

SATA UTD 1.4 TSG/PHY/OOB Measurements

Drive : PHY-TSG-00B SATA Gen 3-UTD 1.4-All

Select	TestName							
	Informative-df/dt Measurement							
	Informative-Eye diagrams	diagrams						
	00B01-00B Signal Detection Threshold							
	OOB02-UI During OOB Signaling							
	OOB03-COMINIT_RESET and COMWAKE Transmit Burst Length							
	OOB04-COMINIT_RESET Transmit Gap Length							
	OOB05-COMWAKE Transmit Gap Length							
\checkmark	OOB06-COMWAKE Gap Detection Windows							
	OOB07-COMINIT Gap Detection Windows							
	PHY01-Unit Interval							
	PHY02-Frequency Long Term Stability							
	PHY03-Spread-Spectrum Modulation Frequency	PHY03-Spread-Spectrum Modulation Frequency						
\checkmark	PHY04-Spread-Spectrum Modulation Deviation							
\checkmark	TSG01-Differential Output Voltage-Option 1	G01-Differential Output Voltage-Option 1						
	TSG01-Differential Output Voltage-Option 2	\sum						
	TSG02-Rise-Fall Time	`						
	TSG03-Differential Skew							
	TSG04-AC Common Mode Voltage							
	TSG05-Rise-Fall Imbalance							
	TSG06-Amplitude Imbalance							
	TSG09-TJ at Connector, Clock to Data, fBAUD-500							
	TSG10-DJ at Connector, Clock to Data, fBAUD-500							
	TSG11-TJ at Connector, Clock to Data, fBAUD-500							
	SG12-DJ at Connector, Clock to Data, fBAUD-500							
	TSG13-Transmit Jitter							
	TSG14-TX Maximum Differential Voltage Amplitude							
	TSG15-TX Minimum Differential Voltage Amplitude							
′ 🗹	TSG16-Tx AC Common Mode Voltage							

SATA Gen 3-UTD 1.4-All	~
SATA Gen 2-UTD 1.2	~
SATA Gen 2-UTD 1.2-All	_
SATA Gen 2-UTD 1.3	_
SATA Gen 2-UTD 1.3-All	
SATA Gen 2-UTD 1.4	
SATA Gen 2-UTD 1.4-All	
SATA Gen 3-UTD 1.4	
SATA Gen 3-UTD 1.4-All	\sim

Different Test program and degrees of regression
testing now user selectable.
UTD 1.2 and 1.3 tests use
JIT3 and run on TDS and
DPO class instruments.
UTD 1.4 tests (Gen3) only
operate on DPOJET.


Debug and Diagnostic tools (Informative measurements)

New SATA Gen3 measurements **Tektronix** Innovation Forum

_

New Measurements

TSG-13 Gen3i Transmitter jitter (Now ECN 39 Compliant)



SATA 6Gbps: 10 us/div, 20 ps/pt (>100,000 UI).

Horizontal resolution will vary depending on the data rate and oscilloscope model

Observable Results:

• RJ measured (RJmeas) at a maximum of 0.18 UI into a Laboratory Load before the Compliance Interconnect Channel (CIC) when measured using the specified JTF for products running at 6.0 Gb/s


• TJ measured at a maximum of (RJmeas) + 0.34 UI into a Laboratory Load before the CIC when measured using the specified JTF (for products running at 6.0 Gb/s)



New Measurements

TSG-15 Tx Minimum Differential Amplitude @ BER

- One of the most significant advancements in SATA PHY testing for Gen3 is the new minimum amplitude technique
- Analyzes signal noise content and projects eye closure down to 10E-12 BER.




Goal of this measurement is the horizontal bathtub curve. This is similar to the WDP measurement in SAS

> Tektronix[•] Innovation Forum

New Measurements


TSG-16 Tx AC Common Mode Signal Analysis

- 1st/2nd harmonics provide insight into common mode and time domain waveform asymmetry problems which results in EMI problems.
- Real-time waveform capture is absolutely vital if SSC is present. The constant movement of the spectral peaks and the determination of a nominal period cannot be performed on any other system.
- Spectral peaks are constantly moving
- Continuous multi-cycle analysis



SATA: Receiver Signaling Group (RSG) Tests

- The jitter composition for receiver testing is a precise mix of Random, Sinusoidal and Pattern Jitter.
- Additionally, the signal amplitude is lowered to the spec limit, and under these conditions a receiver is required to operate for 10, 5, and 2.5 minutes error free (for Gen1, 2, and 3 resp.)
- Sinusoidal (Sj) jitter frequencies
 - 5, 10, 33, 62 and recently piloted123MHz
- Why these frequencies?
 - High 62 and 33 MHz noise levels inside PC's known to create PLL peaking phenomenon at 5 and 10MHz, 123MHz is a high noise spectral location in PC architectures.
- SATA specifications require the error detection be made at a frame level



RSG/RMT testing with TekExpress

7.4.1.2 Frame Error Rate Measurements

The Frame Error Rate (FER) shall be measured and computed to be no greater than 8.200*10⁻⁸ at a 95% confidence level when tested with any given 8b/10b pattern, including the Frame Error Rate reference patterns cited in section 7.4.1.1. The Serial ATA CRC error detection mechanism is used to measure FER.

The Frame Error Rate is calculated based on the maximum size of a Data FIS, plus overhead for the FIS header and CRC Dwords. The Frame Error Rate assumes a target bit error rate of 10⁻¹².


$$FER = (8192 + 8) \times 10 \times 10^{-12} = 8.200 \times 10^{-8}$$

Innovation Forum

Integrated Instrument BERT

- Tektronix DPO/DSA/MSO 72004B/71604B/71254B Oscilloscopes offer a variable rate Frame Error and Bit Error Detector integated into the base instrument trigger system which can operate from 1.5G to 6.25G. This is an instrument setup used in conjunction with the High Speed Serial Trigger (STU) option.
- Released to SATA-IO in Tek RSG MOI on January 15, 2010. Certified by SATA-IO on April 8 2010.





SATA Receiver Test Jitter Specifications

Step	Test Point	Calibration Pattern	Method	Gen1i	Gen1m	Gen2i	Gen2m	Gen3
Rise/ Fall Time	TP1	LFTP	Section 7.4.4 in SATA 3.0 Specification	100 ps (20	/80%)	100 ps (20)/80%)	62 ps to 75 ps (20/80%)
Rj	TP1	MFTP	Section 7.4.12 of SATA 3.0 Specification, Rj method also applied to Gen1i/m and Gen2i/m	8.57 ps RM for a 7 sigr projection)		4.285 ps F sigma for 0.18 UI pr	a 7 sigma	2.14 ps RMS (1 sigma for a 7 sigma 0.18 UI projection)
Sj	TP1	MFTP	Using Rj method defined in section 7.4.12 of SATA 3.0 Specification for all data rates	Sj=270mU	11	Sj=270mL	JI	Sj=192mUI
Tj	TP2	Framed COMP with 2 Aligns and new LBP section	See UTD section 2.17.1.1	introduces	19mUI annel that 40 ps ± in 34ps and o of ISI in	introduces	88mUI nannei that 40 ps ± nin 34ps and) of IS(in	Tj(min)=498mUI Tj(max)=570 mUI Using a CIC that introduces a min 21ps and max 33ps of ISI in the given setup and that follows the definition in section 7.2.7 of SATA 3.0 Specification
Amplitude	TP2	Framed COMP with 2 Aligns and new LBP section	For this test the amplitude distribution will be either measured or projected to a 1E- 12 BER contour at the 50% location of the bit interval using previously calibrated edge rates and jitter. It is required to ensure that the maximum allowed voltage is not exceeded. Sections 7.4.3 and 7.4.12 of SATA 3.0 Specification		240 mV	275 mV	240 mV	240 mV
	-	-	Tektronix Inr	novation Foru	- m 2010	-	-	Innovation


SerialXpress[™] for Serial ATA Pattern Generation

Ba	se Pattern	Transmitter	Channel/Cable	•												
1	Periodic	Jitter (Pk-P	'k)													
		Magi	nitude:			Frequency (Hz):		Pha	ase (°):							
	Sine1:	0.100	\$	UI	•	10.000000 M	\$	0.00		*						
	🗖 Sine2:	0.070	*	UI	v	33.000000 M	Base	Pattern	Transmitter	Channel/C	able					
	🗖 Sine3:	0.000	•	UI	Y	10.000000 M	œ	ISI:	0.100		- 🗘 🗸	II 🔽				
	🗖 Sine4:	0.000	*	UI	T	10.000000 M		::	, rameter Filti	er:						
	Random	Jitter (RMS	۱					0.0		01.						
		Magni	tude:		_	quency-Low (Hz):		Read	l from File:	C:\Pro	gram File	es\Tektronix()	GerialXpress\	Samples	(To)	Browse
	🗹 Rj1:	0.010	😂 🛛	•	100	0.000 K 🚦									_	Brownoo
	🗖 Rj2:	0.000	UI 😂	-	100	0.000 K 🔣		i in	verse Filter:							Browse
	SSC -					_		ISI So	caling:	1.000		\$				
			Triangle	T		Frequency -		- Τοι	uchstone 4-	Port Data T	ype ——					
	Shape:					Deviation:										
	Spread:		Down	•		Modulation:				Single	ended		Differenti:	al		
	Unequal S	Spread:	0.00	***		🗖 Noise:		ГТо	ouchstone 4	-Port Layou	it					
	df/dt:		0.000	qq 😂 pp	m/µs							Г				ㄱ 🛛
								6	DC12 (m	ost commo	1)	5	3 _{dd11} S _{dd12}	S _{dc11}	S _{dc12}	
	🗖 Noise:	:	0.000	🗘 Vo	ilt (RM:	S) Add Noise		0	CD12			5	G _{dd21} S _{dd22}	S _{dc21}	$\mathrm{S}_{\mathrm{do22}}$	
	🗖 Pre/De	e-emphasis	4.000	🗘 d	B 🔽]		0	12DC			5	od11 S _{od12}	S _{cc11}	S12	
								0	12CD				God21 Sod22		S	
												L	cd21 - cd22	= cc21	- cc22	


Innovation Forum

Eye Waveform Synthesis Fidelity

Progressive Impairment of a SATA Gen3 (6Gb/s) Lone Bit Pattern



Serial ATA Revision 3.0 Receiver Testing



10

SJ (MHz)

- Leading portfolio of Tektronix test instruments
 - Oscilloscopes with advanced jitter and link analysis software
 - Signal generators with stressed pattern generation software
- Tektronix Arbitrary Waveform Generator (6 Gb/s AWG)
 - Integrated DUT state control for disconnect-free solution
 - Digital Synthesis of CIC receiver ISI components with variable control.
 - Simplified SSC generation of complex dF/dT impairments or other modulation modeling needs
 - High Sinusoidal Jitter generation ability (0-100+UI, from *DC to Nyquist*!)
- PHY Receive Signal Requirements
 - **RSG-01:** Gen1(1.5 Gb/s) Receiver Jitter Tolerance Test (Normative)
 - **RSG-02:** Gen2(3.0 Gb/s) Receiver Jitter Tolerance Test (Normative)
 - RSG-03: Gen3(6.0 Gb/s) Receiver Jitter Tolerance Test (Informative)
 - RSG-05: Asynchronous Receiver Stress Test at +350 ppm (Informative)

Tektronix Innovation Forum


100

2

Ω

Serial ATA Logo test futures

- dFdT (Phase modulation slew rate) has been approved in SATA through TP-03 for Tx testing. A reciprocal test for the Receiver is currently being piloted at the SATA IW#8 event in April 2010.
- The Tektronix AWG with it's digital waveform synthesis capability is leading the field of advanced modulation analysis. These tests expand the scope of conventional Receiver testing, while providing many insights into capabilities of the Phy's tracking architectures and how well it's is tuned for operating in a system environment where SSC noise and modulation issues can be significant.



Innovation Forum

Complete Tektronix SATA/SAS Portfolio

TekExpress Software	Comprehensive System level Gen1-3 Instrument Automation						
RSG/RMT Tests RSG/RMT- Receiver jitter and amplitude sensitivity compliance and margin test. 	AWG7122B with Opt.1, 6 and 8 SerialXpress Digital Signal Generation						
 Rx/Tx Channel Tests Rx/Tx - Device and Host electrical channel performance, Impedance and return loss SI Cable Tests SI - Cable crosstalk, skew and frequency domain measurements, sdd21, sdd11. 	DSA8200 80E08 TDR Sampling Module for DSA8200 Sampling Scope S-Parameter Analysis Software 80SICON Software for DSA8200 B0E08 TDR Sampling Module for DSA8200 Sampling						
 PHY, TSG, and OOB Tests PHY – Signal timing stability and SSC analysis. TSG – Transmitter AC parametric, Jitter, Amplitude. OOB- Out Of Band signal validation 	Scope DSA72004B DPOJET Jitter Analysis software SMA Adapters TCA-SMA 2 per scope Differential SMA Probe P7313SMA (optional)						

Resources

- What equipment do I need to test SATA and SAS?
 - SATA:


www.tek.com/applications/serial_data/sata/sata_tests.html

- SAS: www.tek.com/applications/serial_data/sas/recommended_equipment.html
- How can I learn more about SATA/SAS testing?
 - Tektronix SATA Knowledge Center: www.tektronix.com/SATA
 - Tektronix SAS Knowledge Center: www.tektronix.com/SAS
 - SATA International Organization: www.serialata.org
 - SCSI Trade Association: www.scsita.org
 - T10 Technical Committee: www.t10.org
 - University of New Hampshire Interoperability Lab: www.iol.unh.edu/services/testing/sas





Enabling Innovation in the Digital Age



Accelerating Performance

Enabled by High-speed Serial Technologies

