A MICROPROCESSOR BASED SPEED AND CURRENT LEVEL CONTROLLER FOR A

VARIABLE MUTUAL RELUCTANCE MACHINE

by

WILLIAM ROBERT GANDLER

B.S., Massachusetts Institute of Technology

(1974)

SUBMITTED IN PARTIAL FULFILLMENT OF THE

REQUIREMENTS FOR THE DEGREE OF

MASTER OF SCIENCE

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

July, 1982

c William Robert Gandler 1982

The author hereby grants to M.I.T. permission to reproduce and to distribute copies of this thesis document in whole or in part.

Certified by:..... Richard D. Thornton Thesis Supervisor

LIBRARIES

VARIABLE MUTUAL RELUCTANCE MACHINE

by

William Robert Gandler

Submitted to the Department of Electrical Engineering and Computer Science on July 8, 1982, in partial fulfillment of the requirements for the Degree of Master of Science.

ABSTRACT

The purpose of this thesis is to further William Wong's work in controlling the same experimental variable mutual reluctance machine. The complexity of the microprocessor based system and the accompanying software is increased beyond that used in the Wong implementation. Sense coil waveform detection of a new phase arrival generates an external interrupt to the microprocessor. Software programs using only position feedback and both position and velocity feedback that allowed independent speed and current level control were implemented. Current level control allows torque adjustment for different loads. Current level control is implemented by having a microprocessor informed DAC - op amp combination supply a reference voltage to one comparator input terminal while the voltage across a sensing resistor is supplied to the other comparator terminal. The current level at which the field transistor is turned off and the minimum and maximum levels that the phase currents are chopped between are controlled in this manner. Speed control is achieved by variation of a time delay between new phase detection and new phase switching. An excellent linear correlation was found to exist between the time delay and 1/speed. Speed control via continuous phase current adjustment was also implemented but worked only over a very narrow speed range. Finally, a program outputting phase duration counts onto LEDs allowed acceleration profiles to be obtained.

Thesis Supervisor: Richard D. Thornton

Title: Professor of Electrical Engineering

ACKNOWLEDGEMENTS

I would like to thank my advisor, Professor Thornton. I am also grateful for the constant help and support of Davida Pekarsky, Poh Ser Hsu, and David Otten. Above all, I am grateful to my parents for their continuous support.

TABLE OF CONTENTS

-100

....

-

-

-

Page

ABSTRACT .	•	•	•	•	•	•	•	•	•	•	2
ACKNOWLEDGE	MENTS	•	•	•	•	•	•	•	•	•	3
CHAPTER 1 INTRODUCTION AND LITERATURE SURVEY OF STEP											
	MOTOR	SPEE.	D CON	rrol	•	•	•	•	•	•	5
CHAPTER 2	OVERAL	L CI	RCUIT	DESIC	GN IS	SUES	•	•	•	•	32
CHAPTER 3	HARDW	ARE D	ESIGN	ISSUI	ES	•	•	•	•	•	42
CHAPTER 4	SOFTW	ARE I	SSUES	AND H	RESUL	TS	•	٠	•	•	84
CHAPTER 5	CONCLU	JDING	REMAI	rks	•	•	•	•	•	•	148
FOOTNOTES	•	•	•	•	•	•	•	•	•	•	151

CONTROL

1. Introduction

A 15 pole, 4 phase, variable mutual reluctance machine was designed by Professor Richard Thornton, and an experimental model was built by Pipat Eamsherangkoon.^{1,2} This stepper like motor had a field winding and four phase windings -- A, B, C, and D. The phase windings A and C were wound in the same position but in opposite directions and likewise with phases B and D. A unipolar drive scheme was used because of its simplicity. Four sense windings were wound in the same manner as the phase windings so that the voltages across the sense windings were proportional to those across the phase windings.

William Wong, after making some modifications to the motor, used an INTEL 8748 microprocessor based motor drive that in a closed loop system determined position by voltage sensing across the sense windings, controlled choppers for current regulation in the motor phases, and performed switching of the phases. A three stage control program was used to bring the motor up to high speed with two phases on control, but the software program did not provide for variable speed control, and the chopper control was rather crude in that after the initial switch on time for a phase the duty cycle was kept constant.³

The purpose of this thesis is to further William Wong's work by implementation of current level control and speed control based upon the variation of a time delay between new phase detection and new phase switching. In addition, LEDs on which

acceleration profile information can be outputted are provided. The complexity of the microprocessor based system and the accompanying software is increased beyond that used in the Wong implementation. A photograph of the constructed circuit is shown in Figure 1.1.

2. Literature Survey of Step Motor Speed Control

2.1 Open Loop Control

If only limited performance is desired, stepping motors can be run open loop with phase switching pulses being given to the drive circuitry at carefully predetermined intervals. The step motor runs in synchronism with the pulse train provided that the motor can supply the needed torque and resonance problems are avoided. These resonance problems are related to the resonant frequency of the rotor. Periodic excitation of the rotor at its resonant frequency or some submultiple of it will reinforce the resonance and result in a loss of position synchronism, or a complete absence of motion, if insufficient damping is present. To prevent loss of synchronism during acceleration due to resonance points, it may be necessary to increase load inertia, increase load friction, or use a mechanical or viscous-inertia damper.⁴,⁵

The maximum rate at which a step motor may be started or stopped depends upon both the frictional and inertial loads. This information is usually presented in the form of a start-stop family of curves, where each curve represents a different value of load inertia, and torque is plotted against the stepping rate.

In many cases the stopping rate of the motor is slightly greater than the starting rate. This is to be expected since friction hinders acceleration but aids in deceleration. The final steady state speed that can be achieved is given by a curve of torque versus speed known as a slew curve. Since the inertial load of the rotor will only affect the amount of time required for the motor to reach the final steady state speed and not the value of the final speed, the final speed that can be achieved will be a function of the frictional load but will be independent of the inertial load.

In general, the shape of the acceleration or deceleration ramp given to a motor in open loop control is optimally determined by the slew curve for a given motor and driver combination. At a given speed, if the frictional load torque is subtracted from the torque on the slew curve, then the torque available for accelerating the load is determined, and the maximum acceleration possible is given by the available torque divided by the sum of the rotor and load inertias. Since available torque falls with speed, the rate of acceleration must decrease. Likewise, the pace of deceleration should start slow and then continue at a quicker pace. The ideal deceleration ramp will be a mirror image of the ideal acceleration ramp. If the torque were constant with speed, then the optimum acceleration curve would be a linear ramp. If torque were to decrease rapidly with speed, then an exponential (or a curve close to an exponential) ramp might be optimal. In practice, linear ramps should be used if torque drops off only very slowly with speed, but exponential ramps should be used if torque drops off rapidly

with speed.4

2.1.1 An Example of a Microprocessor Based Open Loop Control Scheme

An Intel 8080A microprocessor was used by Lafreniere to control pulses to a step motor motor driving a constant load in a computer output recorder. Time periods between motor pulses were controlled using time interval values stored in an acceleration/deceleration table. The table was optimized by running various profiles and saving a copy of the table that produced the optimum profile. Acceleration was accomplished using one linear segment and deceleration was accomplished using one to three piecewise linear segments as shown in Figure 1.2.

The necessary parameters used to generate the acceleration/deceleration tables were:

- 1. Start frequency(in steps/sec)
- 2. Maximum frequency
- 3. Acceleration slope(steps/sec²)
- 4. Deceleration slope 1
- 5. Deceleration slope 2
- 6. Deceleration slope 3
- 7. Stopping frequency
- 8. Deceleration frequency 2
- 9. Deceleration frequency 3

The stopping frequency had to be carefully chosen to obtain good settling characteristics.

The lowest stepping rate required was 200 steps/second and

for stepping at 200 steps/second each pulse had to be 5 milliseconds apart. In order that one eight-bit byte would represent 5 milliseconds, each count had to be equal to 5 milliseconds divided by 255 or approximately 20 microseconds. Thus, the number of counts stored in a byte represented the number of 20 microsecond delays required. Acceleration values were calculated from the equation:

$$D = 1/(((A \times S) + F_0)(I))$$
(1)

where

D = delay count

S = step number(S = 0 to N)

 $A = acceleration slope in steps/sec^2$

Fo = start frequency in steps/sec

I = delay increment(20 microseconds)

The required table length was determined by the equation:

$$S = (Fm - Fo)/A$$
(2)

with

Fm = maximum frequency

S = steps required to reach maximum frequency

Fo = start frequency

 $A = acceleration slope in steps/sec^2$

Deceleration tables were calculated in a similar way by going back from the stopping frequency toward the highest step rate.

In running the program instruction execution times are taken into account in setting the time delays. If the number of steps to be moved is sufficiently large, the acceleration table values will be used until maximum speed is achieved. If deceleration is

performed from maximum speed, then the microprocessor simply runs through the deceleration table. However, if maximum speed is not achieved by the point at which the number of steps remaining is equal to the number of steps in the deceleration table, then acceleration will continue only as long as the new acceleration frequency is less than the initial deceleration frequency that would be used for the remaining number of steps. When the initial deceleration frequency that would be used for the remaining steps is less than the new acceleration frequency, then the deceleration table is used for the rest of the steps.⁶

Miyamoto and Goeldel in similar work noted that the use of a general acceleration/deceleration table became less optimal as the number of steps decreased, and so used different tables for different small step increments. They calculated the best acceleration profile with a computer simulation that compared the motor response over a small time increment with the present phase remaining on versus the response obtained if the next phase was switched on. The simulation chose the sequence yielding the higher velocity and used it to establish initial conditions for the next time interval.7

2.2 Closed Loop Control

Step motors realize only limited performance in the open loop mode since there is no way to tell if the motor has missed a pulse or if the speed response is too oscillatory. If the input pulses arrive at too large a frequency, the motor may fail to follow. Great improvement of step motor performance can be

realized by using positional feedback and/or velocity feedback to determine the appropriate phase switching in relation to the rotor position. Closed loop control permits such improvements as more accurate position control, much higher speed control, and more constant speed control.

Closed loop control schemes traditionally use mechanical to electrical position transducers to provide feedback information of position and possibly velocity. Slotted disc tachometers with photoelectric sensors and permanent magnets mounted on the rotor with permanent magnet pick-up sensors on the stator are two commonly used schemes. Other schemes involve dc and ac tachometers, ac synchros, and potentiometers. In traditional closed loop control the motor is started initially with one pulse from the input command, and the following pulses are generated from the encoder assembly.

Recently closed loop motor systems have been implemented that use waveform detection; that is, feedback pulses are generated by a waveform detector. A waveform detector has obvious advantages over traditional encoders. The waveform detector can be completely an electronic device without any moving parts. Thus, it need not be mechanically linked to the motor. The motor could, therefore, be located out in a harsh environment with a detector, drive circuitry, and power supplies stowed away in a more favorable location.

The literature read showed only lead angle variation being used as a method of speed control in closed loop systems that employed waveform detection schemes. However, four other methods of closed loop speed control have certainly been used on other

occasions:

1) Voltage regulated control increases speed by increasing voltage. In addition to feedback which does the phase to phase switching, feedback control of velocity is used for regulating the voltage. Proportional velocity feedback is used to reduce the system's time constant and integral velocity feedback can be used to reduce the steady state error in velocity. Such a scheme is less efficient than other speed control schemes.

2) A chopped voltage control of speed can be performed by varying the switching ratio, the fraction of the total time the voltage is on. As with voltage regulated control, proportional and integral feedback may be employed. A nonlinear element should be put in the feedback loop so that the system does not try to drive the switching ratio higher than unity.

3) Bang-bang control whereby zero voltage is applied if the speed is too high and full voltage is applied if the speed is too low can also be used for speed control. However, such a scheme demands a continuous and accurate velocity feedback.

4) Finally, phase lock loop techniques may be used for speed regulation.

2.2.1 <u>Waveform</u> Detection

The waveform detection schemes implemented to date have all involved the detection of peaks -- either maxima or minima -- or zero crossings. To a fair extent the work has been experimental rather than analytical -- motor waveforms have been observed and only afterwards related back to rotor position and justified

analytically. Waveform detection schemes must be specifically tailored to the particular motor, driving circuitry, driving scheme, and operating conditions under consideration. In some work on variable reluctance step motors Kuo and Cassat found, for example, peaks that were present at low and high speeds but disappeared at medium speeds.⁸ Kuo. Lin. and Goerke found a scheme in a permanent magnet step motor that worked by detecting phase peaks in one-phase-on operation, but this scheme could not be implemented in two-phase-on operation.⁹ Often one waveform must be used for starting the motor and low speed operation and another waveform must be used for high speed operation. The detection schemes were complicated by the fact that switching of motor phases led to transients or noise that would lead to false detections if they were not ignored. This has been done by ignoring any detections for a predetermined interval around switching. In a closed loop control scheme used by Kuo, Lin, and Goerke a second noise rejecting circuit was also used to blank out false pulses caused by voltage peaks that were generated when the rotor was oscillating about the detent position when the motor was running at a low speed or coming to a stop.9

Peak detection of waveforms can be implemented either by a sample-and-hold circuit or by a differentiation circuit. A sample-and-hold circuit samples the waveform at a high rate, and when the present sample magnitude is less than the previous sample magnitude, the circuit interprets this as a peak detection. A differentiation circuit consists of an op-amp connected as a differentiator followed by a zero crossing detector. Kuo, Lin, and Goerke found the peak detector to be the

most critical element in the controller. Inappropriate pole placement in the differentiator design would cause improper operation of the controller.⁹ Likewise, Unger noted that a better peak detector would have improved the operation of his system.¹⁰

Either voltage or current sensing can be used to provide detections. In sensing a current, the current must be converted into a voltage. This is performed by putting a small resistor of known value in the current path and measuring the voltage developed across it. Since the resistor will increase power dissipation and hence reduce the motor efficiency, its value should be kept as small as possible. While either current peak sensing or voltage peak sensing schemes may be used, voltage peak sensing schemes have the advantage that dead zones do not occur in the voltage waveforms if suppression diodes are used. Because of the positive forward bias voltage of the suppression diode, a dead zone may be present in the current waveform under low stepping rates. This dead zone in the current waveform could cause false detection errors.⁹

2.2.2 Speed Control via Lead Angle Variation

The waveform detection closed loop schemes that controlled speed did so by variation in the lead angle, the angle in advance of a particular equilibrium position at which the corresponding phase is turned on. Much of the literature uses the complementary concept of switching angle or feedback angle rather than lead angle. The switching angle is the angle the rotor

moves from an equilibrium position before receiving its first feedback pulse. If the switching angle is a degrees, after the initial starting pulse to the motor, the second pulse and all following pulses are sent after a degrees of motion from the equilibrium position. If the step angle is R degrees, then a switching angle of a degrees corresponds to a lead angle of 2R-a degrees.

If currents were instantaneously established and decayed instantaneously, the same lead angle would produce maximum torque at all speeds, but obviously currents take time to buildup and decay. While the time required for current to buildup represents only a small distance at low speeds, this time represents a larger distance at higher speeds. Thus, the lead angle must be increased to increase speed. As speed increases, the maximum torque that can be produced must decrease due to increases in impedance and back emf.¹¹ Thus, the maximum torque decreases at increased speeds, and the lead angle that produces the maximum torque increases. At low speeds small lead angles will produce more torque than large lead angles, but at high speeds large lead angles will produce more torque than small lead angles. Usually, a step motor operates at lead angles between 1 and 2.5 steps, with larger lead angles resulting in higher speed but lower torque. In a four phase step motor, the maximum speed is achieved at a lead angle of about 2.5 steps.¹² Usually, as the lead angle nears three steps, the speed will fall and eventually the motor will stall. It must be remembered that the assumption of constant speed operation is only valid if the average torque, which is a function of lead angle, is counterbalanced by the drag

torque, including the coulomb frictional and viscous frictional torque, which is exerted on the rotor. The lead angle is adjusted in order to achieve this.

Average torque as a function of switching angle for constant speed operation has been calculated analytically. Tal calculated the average torque = $(1/2\pi)\int_0^2\pi T_g(\Theta)d\Theta$ (3) where Θ = electrical angle and $T_g(\Theta)$ = generated torque for constant speed operation as a function of switching angle for two-phase bifilar wound permanent magnet stepping motors with two-phase-on constant voltage excitation and for three-phase permanent magnet stepping motors with one-phase-on constant voltage excitation. By taking a derivative, he then found the switching angle that maximized the average torque at a given speed and the resulting value of the maximum average torque.¹³

Kuo used the above method and the principle of time continuity of flux linkages to calculate torque-speed curves for various switching angles that could be obtained in a two-phase bifilar wound permanent magnet step motor under various drive and control schemes. In addition to calculating the maximum average torque, he calculated the minimum average torque that could be used for stopping the motor. Specifically, chopping, bilevel, and two-phase-on control schemes were considered. A chopping drive was approximated by assuming that the chopper kept currents at a constant level. As expected, the magnitude of the maximum average torque for two-phase-on excitation was 2^{0.5} times greater than for one-phase-on excitation, but oddly enough his calculations also showed that a bilevel drive resulted in only a

slight improvement in the torque produced in the one-phase-on scheme at low and medium speeds and actually decreased torque produced at high speeds.¹⁴ Kuo, Lin, and Yen calculated torquespeed characteristics in three phase variable reluctance stepping motors using one-phase-on drive with constant voltage for different switching angles.¹⁵

The waveform figure used for detection must be sufficiently in advance of the equilibrium position of the switched on phase to provide a large enough lead angle to maintain the maximum desired speed. Smaller lead angles and hence lower speeds are achieved by adding in an electronic time delay between the time that waveform feature detection occurs and the time that phase switching occurs. Thus, by increasing the electronic time delay, the steady state speed is lowered.

Lead angles that incorporate time delays have distinct advantages over fixed reference lead angles without any time delays. The electronic time delay results in better acceleration characteristics. Since the time delay corresponds to a smaller distance at low speeds, the effective lead angle is larger until the final speed is achieved, and at speeds above some low level that is quickly reached, the larger lead angles produce a higher torque that accelerates the motor more rapidly. Likewise, electronic time delay also provides the motor with better deceleration characteristics. In addition, electronic time delay makes the motor speed less dependent upon load variations. For example, if the load is increased, speed tends to decrease, so the rotor moves a shorter distance during the time delay, so the lead angle increases, tending to increase the speed, thereby

partially offsetting the effect of the load increase. 12,16

In an optical detection system the angle of detection, the lead angle with no time delay. is always constant. This need not be the case in a waveform detection scheme. In one waveform detection scheme the angle of detection increased from 2.1 steps to 2.4 steps as the motor speed increased. The motor will operate properly as long as the curve of the detection angle versus steady state speed has a positive or zero slope. With such a curve, when the motor is loaded, the speed will be reduced and hence the lead angle is reduced. This is a welcome outcome since the smaller lead angle will produce a greater torque to apply to the load. A curve of detection angle versus steady state speed with a negative slope would not work. since applying a heavier load would slow the motor down and thus increase the lead angle so that less torque would be available, and eventually the motor would stall.¹⁷

In control schemes with encoder feedback control, such as an optical scheme, the injection of extra pulses may be used to achieve a lead angle greater than two steps. In control schemes with waveform detection this would be analagous to the use of a small angle of detection using one waveform feature at low speeds and a large angle of detection using another waveform feature at high speeds. In both cases a larger lead angle causes a higher speed.⁸

2.2.3 Speed Control with Traditional Logic Circuitry

Using traditional logic circuitry, the lead angle can be

varied via the use of a "fixed-unit time delay speed controller." The speed controller is composed of three main parts: a speed comparator, a time delay selector, and a time delay. The speed comparator compares the time taken to perform a motor step with the desired step period and decides whether or not the average speed over the last finished step is too fast or too slow. If the average step speed is too slow, the time delay selector adjusts the time delay for the next feedback pulse to be one fixed time unit less than the preceding time delay. If the average step speed is too fast, the time delay selector adjusts the time delay for the next feedback pulse to be one time unit greater than the previous time delay. Because the time delay can only be adjusted by one time unit after each feedback pulse, a tradeoff exists between the accuracy or fine tuning of the steady state speed and the time taken to achieve the steady state speed. A "variable-unit time delay controller" that uses a time delay increment which is proportional to the error in speed can be used to avoid this tradeoff but only at the expense of more complicated electronic circuitry if traditional logic circuitry is used.12

Yackel has given the complete circuit diagram for one particular implementation of a fixed-unit time-delay speed controller. A network of gated one-shots can produce a delay of up to 70 fixed units with each unit being equal to 25 microseconds.¹⁸

2.2.4 Microprocessor Control of Acceleration. Deceleration. and Constant Speed

Complex step motor control schemes require specially designed logic circuitry that is usually expensive and time consuming to construct. By using microprocessors complicated control algorithms may be implemented without complex logic circuitry at a lower cost.

B.H. Wells used an Intel 8080 microprocessor with a two microsecond cycle time to implement acceleration and deceleration algorithms on a three phase step motor with a feedback system using two photoelectric sensors and a slotted disc in an encoder arrangement. Speed was determined by the time between encoder pulses. For either acceleration, deceleration, or constant speed operation the microprocessor would perform four basic tasks for each motor step:

1. Delay a specified amount of time past an encoder interrupt of the microprocessor. The delay was calculated during the last step.

2. After the delay is over, send a pulse to the motor driver card.

3. Calculate the delay for the next step.

4. Wait until the next encoder interrupt which will restart the sequence.

To provide maximum acceleration, an algorithm is used to provide the motor with maximum torque at all times. With instantaneous buildup and decay of current, a switching angle of 0.75 times the step angle(or a lead angle of 1.25 steps) would produce maximum forward torque in a three phase step motor. However, the current has finite buildup and decay times, and the

finite buildup time must be included in the acceleration algorithm. The acceleration algorithm is:

1. Measure the time for the present step.

2. Predict time for the next step(TN).

3. Delay = 0.75(TN)-buildup time

To predict the time for the next step, the following equation is used:

$$T_{k+1} = T_k + a(T_k - T_{k-1})$$
 (4)

Changing the value of the constant a will change the degree of curvature. However, in order to implement an acceleration algorithm, a modification of equation (4) is necessary. If the time for the next step is predicted, then actually it is the time for the present step that is currently underway that is being predicted. To solve this problem an algorithm that predicts two steps in advance is used:

 $T_{k+2} = T_k + \alpha(\alpha + 2)(T_k - T_{k-1})$ (5) Experimental data showed $\alpha(\alpha + 2) = 0.5$.

For low speed operation utilizing large switching angles, the execution order of the four basic steps could be rearranged as follows:

1. Calculate the delay for the next step once an encoder interrupt is received.

2. Delay the specified amount of time just calculated.

3. After the delay is over, send a pulse to the motor driver card.

4. Wait until the next encoder interrupt which will restart the sequence.

While this rearrangement of the four basic steps does not

allow a small enough switching angle for maximum speed operation, it has the advantage of requiring that step times be predicted only one step in advance rather than the two step in advance prediction that must be used with the first ordering given for the four basic steps. This, of course, improves the accuracy of the prediction.

For the first three steps, the two step in advance algorithm cannot be used. Two alternative measures can be used. First, encoders can be used to generate a suitable switching angle. Secondly, if the load is not subject to much variation, delays can be preselected. For the third step delay, the time value for the first step could be included in a calculation.

Because deceleration took a much smaller portion of the total time than acceleration, Wells used a simple deceleration scheme. By skipping one pulse and setting the delay to a constant, the lead angle was changed from about two steps(depending on the speed) to less than one step. When the motor had been decelerated, the delay was set to zero in order to provide a one step lead angle for slow constant speed.

Wells proposed but did not implement an algorithm for constant speed control. One 8 bit byte is used to specify the speed in steps/second divided by 10. A speed from 10 to 2550 steps/second is specified. A nominal delay is calculated for the specified speed. The unloaded speed versus switching angle curve is represented by a linear approximation. For the motor used the linear approximation is:

$$a = 9.4 - (0.00571)(1/T)$$
 (6)

with a = the switching angle and T = sec/step. Also:

$$delay = (T\alpha)/15$$
(7)

with 15 the number of degrees/step.

By algebra this yields:

$$delay = 0.627T - 3.81 \times 10^{-3}$$
 (8)

If one computer unit = 0.8×10^{-6} second, then:

$$delay_{II} = 0.627T_{II} - 476$$
(9)

or

$$delay_{II} = (7.84 \times 10^4 / (speed/10)) - 476$$
(10)

A processor can perform this calculation before the motor is set in motion. After the nominal delay is calculated, the motor is accelerated until the acceleration algorithm calculates a delay less than the nominal value, and from this point on a special error routine is used instead of the acceleration routine. The error routine provides an adjustment in the delay proportional to the difference between the measured and desired speeds so as to minimize the error. The following control law is suggested:

$$delay_{k+2} - delay_{k+1} = a(T_n - T_k)$$
(11)

where $0 < \alpha < 0.617$ in order to insure stability and T_n is the desired time for each step.¹⁹

2.2.5 Phase Superposition

Phase superposition refers to the overlap of phases or the extent to which phases are turned on simultaneously. Wetter, Jufer, and Imhof defined the rate of phase superposition as

$$k_s = (t_s/T)(100)$$
 (12)

with $t_s = time$ of superposition, the time phases are turned on

simultaneously, and T = the interval between two phases switching on or T = 1/f where f = steps/second.

If P phases are present, $k_s = -100\%$ if all phases are off and $k_s = (P-1)(100\%)$ if all phases are on. In a four phase motor k_s would be:

-100% for all phases off

0% for one phase on 100% for two phases on 200% for three phases on

300% for four phases on

By varying the phase overlap any particular percentage between -100% and 300% could be achieved.

The rate of phase superposition yielding maximum torque was found to vary from one frequency to another. For a definite fixed load, the superposition rate that minimized speed oscillations or maximized dynamic stability was not necessarily the same as that resulting in maximum torque.²⁰

2.2.6 Specific Schemes Implemented or Simulated

Singh and Kuo did a computer simulation of a single stack four phase variable reluctance stepping motor using dual voltage drive that drove the printhead in a high-speed impact printer system. After an excursion of an even number of steps ranging from 2 to 100, the printhead had to come to rest in a fully damped manner with a tolerance of about seven percent of a motor step within 30 milliseconds. The simulation was performed by integrating six nonlinear equations for the motor using the

fourth-order variable-step size runge-kutta method. The simulation was accomplished via seven steps:

1. The best switching angle for acceleration was determined.

2. The number of steps after which deceleration started was determined.

3. The best switching angle for deceleration was determined.

4. Either (a) the number of steps after which the switching angle was changed for low velocity operation was determined or a probably better method (b) the proper motor speed at which to change the switching angle for low velocity operation was determined.

5. The low velocity switching angle was determined.

6. The pulse to the last step was inhibited with delayed last step damping.

7. At low velocity indicating near peak overshoot the last pulse was given.

The motor came to a uniform low speed mode before the command to stop so that a single damping scheme was possible for all step increments.²¹

Frus and Kuo ran a three phase single stack variable reluctance step motor in the one-phase-on scheme using detection from a waveform in the on-phase mode.¹⁷

J.D. Unger used parameters in the current waveforms of a three phase variable reluctance step motor in the one-phase-on scheme to determine the damping delays needed for optimum damping using an electronic backphasing scheme. A "position" peak that occurred in the current waveform of one phase exactly when the rotor crossed the detent position of another phase provided the

initial information needed for damping. It told the system to begin the damping process. The time difference between the "position" peak and a peak in another phase current following shortly thereafter was found to vary with load, so the time difference between these two peaks provided information that told how much time should pass after the "position" peak until a backphasing pulse was applied. The duration of the backphasing pulse was kept constant to avoid circuit complexity, but modifying it would have yielded some damping improvement.¹⁰

Kuo and Cassat, working with a three phase variable reluctance step motor, developed a control scheme for one-phaseon operation by detecting current peaks in the phases. First-off mode detection was defined as detection of a waveform feature in a phase that was on during the last cycle and second-off mode detection was defined as detection of a waveform feature that was on two cycles ago. It was found that peak detection in the onphase current was difficult to predict and not advisable, for even if peaks were found at low and high speeds, they might vanish completely at medium speeds. The first-off mode was usually reliable at all speeds and recommended for closed loop control. The second-off mode could only be used after the motor was brought up to speed, but had the advantage of sometimes allowing higher speeds. Switching the waveform detection from the first-off mode to the second-off mode is analagous to the injection of an extra pulse in a closed loop scheme with an encoder and optical detection.⁸

Pittet and Jufer used as feedback detection of a zero in a

current difference to achieve closed loop control of a one phase stepping motor. They have referred to such closed loop control as self-synchronization.²²

Mokee used current feedback from the on-phase of a three phase variable reluctance step motor to achieve load adaptive damping of single steps using electronic backphasing. The height of the current waveform was found to be inversely proportional to the square root of the inertia. As the height decreased, both the optimal time after the peak to begin the backphasing pulse and the optimal duration of the backphasing pulse increased exponentially. The correct timer intervals for optimal damping are achieved by application of a scaled version of the amplitude of the peak to the timer's RC network. This is possible because the pulse width of the timer increases exponentially as the voltage decreases; that is, the relation is fortuitously similar to those between the amplitude height of the local peak and the two timer parameters.²³

Lin, Kuo, and Goerke found three waveform detection schemes that coud be employed in a bifilar-wound four phase permanent magnet step motor. The voltage waveforms across the phase windings exhibited detectable peaks, a positive peak in the first-off mode and a negative peak in the third-off mode, at practically all speeds. A closed loop scheme was developed that was based on detecting the first positive peak in the first-off mode. Current waveforms had detectable peaks at low speeds, but, unfortunately, at high speeds peaks did not not always appear in one specific phase. However, detectable peaks could always be found in the difference between currents in opposite phases, such

as $i_{a}-i_{c}$ or $i_{b}-i_{d}$, if the two phases were in the first-off and third-off modes. This control scheme based on current differences was successfully implemented in the one-phase-on scheme, but because of the existence of some unknown parameter could not be implemented in the two-phase-on scheme. Finally, detent positions of a permanent magnet step motor were detected by sensing the zero crossings of the back emf generated by the permanent magnet flux linkage while the rotor was turning. The voltage across phase a was written:

$$\nabla_{a} = R_{a}i_{a} + d\lambda_{a}/dt \qquad (13)$$

with λ_a being the flux linkage of phase a which was expressed as

$$h_a = L_a i_a - L_c i_c + K_1 \cos\theta \qquad (14)$$

with L_a and L_c the average inductances of phases a and c, K_1 the maximum flux linkage due to the permanent magnet, and θ the rotor position in electrical radians. Taking the derivative of equation (14) :

$$d\lambda_a/dt = L[(di_a/dt) - (di_c/dt)] - K_1 \omega \sin \Theta$$
(15)

where $L = L_a = L_c$ and $\omega = d\Theta/dt$.

Then using simple algebra on equations (13) and (15) :

$$K_{1}\omega\sin\theta = L[(di_{a}/dt) - (di_{c}/dt)] - V_{a} + R_{a}i_{a} \qquad (16)$$

 $K_{1}\omega\sin\theta$ was defined as the back emf generated by the permanent magnet and was obtained by using the appropriate op-amp network on measurements of $L[d(i_a-i_c)/dt]$, V_a , and R_ai_a .

By similar manipulations a back emf waveform of the type $-K_1\omega\cos\Theta$ can be obtained with phase B and phase D. In theory a pair of measurements of $K_1\omega\sin\Theta$ and $-K_1\omega\cos\Theta$ could have been used to uniquely determine the rotor position, but in practice the

amount of switching noise did not allow this to be done, so zero crossings were detected to show rotor detent positions. For operation over a wide speed range, zero crossings of the firstoff and second-off modes were used. However, when the motor was started, because the speed was very low, there were no detectable zero crossings in the off-mode waveforms, so the peak of the onphase back emf was used for starting the motor. This peak in wsinO has the advantage of showing load-adaptation characteristics. The back emf detection scheme has the advantage over other waveform detection schemes of being invariant under different drive schemes. Both one-phase-on and two-phase-on drives yield the same back emf waveform. This scheme has the disadvantages of requiring a complex controller and placing an upper limit on the steady state speed due to noise occupying an increasing portion of the back emf waveform at higher speeds due to an increased frequency of switching between the phases in this constant voltage drive scheme.^{9,24}



Figure 1.1 Photograph of Constructed Circuit



Figure 1.2 Acceleration/Deceleration Profile Used by Lafreniere

1. The Three Phase States Encountered During Chopping

Suppose phase D is being chopped on and off. The resulting phase B and D current waveforms are shown in Figure 2.1. The three states of voltage and current situations existing in the field and phase coils are shown in Figures 2.2a - 2.2c.

When phase D is chopped off, an opposite current of nearly equal magnitude appears in the reverse coupled phase B. When phase D is off, the phase B current and the field current are being returned to the voltage supply through a diode in antiparallel with the field coil.

When phase D is first switched on, by reverse coupling it almost immediately assumes a value equal in magnitude to that of the phase B current at the end of τ_3 , the interval of reverse current flow. During τ_1 the phase D current is less than the field current. As the phase D current increases, less of the field current flows through the diode antiparallel to the field coil and more flows through the phase D coil. τ_1 ends and τ_2 begins when the value of the phase D current becomes equal to the value of the field current. During τ_2 the phase D current is equal to the field current and the diode antiparallel to the field coil is off. Since approximately the entire supply voltage is across the phase D coil during τ_1 , while during τ_2 the supply voltage is spread across both the field and phase coils, the phase D current rises more quickly during τ_1 than during τ_2 . With a duty cycle of 0.5, iB will decay all the way to zero producing an interval of zero torque, so the duty cycle should be

kept greater than 0.5.

2. Position Detection by Sense Coil Voltages

 $V_D = L_{DD}d(i_D)/dt + L_{DF}(\theta)d(i_F)/dt + i_F \omega dL_{DF}(\theta)/d\theta$ represents the voltage across phase coil D in τ_1 and τ_2 when phase current flows only through the D coil. Likewise,

 $V_F = L_{FF}d(i_F)/dt + L_{FD}(\theta)d(i_D)/dt + i_D\omega dL_{FD}(\theta)/d\theta$ represents the voltage in the field coil in τ_1 and τ_2 . When phase current flows only through the D coil during τ_1 the additional constraint $V_F = -V_{DON}$ is present. At startup the terms containing ω are very small and may be ignored. So at startup during τ_1

 $L_{FFd}(i_F)/dt + L_{FD}(\theta)d(i_D)/dt = -V_{DON}$

Noting that $L_{FD}(\Theta)$, a sinusoidal function of position, can be either positive or negative, L_{FF} is always positive, and VDON is close to zero, it is seen that during $\tau_1 d(i_F)/dt$ at startup can be either positive or negative.

 $V_B = L_{BBd}(i_B)/dt + L_{BF}(\theta)d(i_F)/dt + i_F\omega dL_{BF}(\theta)/d\theta$ represents the voltage across the phase B coil during τ_3 when phase current flows only through the B coil. Likewise,

 $V_F = L_{FF}d(i_F)/dt + L_{FB}(\theta)d(i_B)/dt + i_B\omega dL_{FB}(\theta)/d\theta$ represents the field coil voltage during τ_3 when phase current flows only through the B coil. $V_F = -V_{DON}$ during τ_3 , so at startup during τ_3

 $L_{FFd(iF)}/dt + L_{FB}(\theta)d(iB)/dt = -V_{DON}$

Noting that $L_{FB}(\Theta)$, a sinusoidal function of position, can be either positive or negative, L_{FF} is always positive, and V_{DON} is

close to zero it is seen that during $\tau_3 d(i_F)/dt$ at startup can be either positive or negative.

Because the diode antiparallel to the field coil is off during τ_2 , $d(i_F)/dt$ must always be positive during τ_2 . In conclusion, at startup $d(i_F)/dt$ is always positive during τ_2 but can assume either polarity during τ_1 or τ_3 . This is verified experimentally by repetitively switching a single phase while the motor shaft is slowly turned manually.

Rather than sensing directly from the phase coils, sensing is actually performed on separate sense windings, which are wound in the same manner as the phase windings so that the voltages across the sense windings are proportional to the voltages across the phase windings. This is done so that the voltage swing on the sense windings will be within the -5 to +5 volt range of the comparator. If sensing had been performed directly from the phase windings, positive and negative comparator input voltage limits larger than the 20V used to supply the field and phase coils would have been needed, and positive and negative supply voltages greater than 20V would have been needed to power the comparators.

When chopping is being performed on a given phase, waveform detection is performed on the following phases's sense coil voltage. Hence, when A-B-C-D-A activation is employed, when phase D is being chopped sensing will be done on sense coil A to detect the arrival of phase A. Crossings of the sense voltages from negative to positive polarity cause detections, so phase D is turned off and phase A is turned on when the polarity of the A sense voltage becomes positive.

The voltage across the phase A coil is:

 $V_{A} = L_{AA}d(i_{A})/dt + L_{AB}d(i_{B})/dt + L_{AC}d(i_{C})/dt + L_{AD}d(i_{D})/dt + L_{AF}(\Theta)d(i_{F})/dt + i_{F}\omega dL_{AF}(\Theta)/d\Theta$

 L_{AB} and L_{AD} are small and since sensing is only done in phase A when phase A and phase C have been turned off long enough for the A and C phase currents to have decayed to zero, then $di_A/dt = 0$ and $di_C/dt = 0$ during a phase A sensing. Then when sensing phase A:

 $V_{A} = L_{AF}(\theta)d(i_{F})/dt + i_{F}\omega dL_{AF}(\theta)/d\theta$

At startup when the field transistor is turned on and the entire supply voltage falls across the field coil giving a large d(ip)/dt, the polarities of the $L_{AF}(\theta)d(ip)/dt$, $L_{BF}(\theta)d(ip)/dt$, and $L_{DF}(\theta)d(ip)/dt$ voltages are sensed to indicate the initial position. After the initial sensing at turnon, before the motor picks up speed and the $i_{FwdLAF}(\theta)/d\theta$ term predominates over the $L_{AF}(\theta)d(ip)/dt$ term, sensing must only be performed on phase A just before phase D is chopped off, that is, during τ_2 when the field current is equal to the phase D current. As previously discussed, $d(i_F)/dt$ is always positive during τ_2 but can be of either polarity during τ_1 or τ_3 . Thus, the $L_{AF}(\theta)d(i_F)/dt$ term only conveys positional information during the τ_2 interval.

Torque for phase A, $T_A = i_A i_F dL_{AF}(\theta)/d\theta$, becomes positive 180 degrees before the equilibrium position for phase A. Thus, the $i_F \omega dL_{AF}(\theta)/d\theta$ term becomes positive at the same time the torque becomes positive, 180 degrees before the equilibrium position. The $L_{AF}(\theta)d(i_F)/dt$ term becomes positive only at the start of the second half of the positive torque interval for

phase A, 90 degrees before the equilibrium for phase A. At turnon the initial sensing of position based purely on $L_{AF}(\Theta)d(i_F)/dt$, $L_{BF}(\Theta)d(i_F)/dt$, and $L_{DF}(\Theta)d(i_F)/dt$ terms activates the phase that is located between 180 and 90 degrees from the equilibrium position.

Startup failures may occur when ω is very low and $L_{AF}(\Theta)d(i_F)/dt$ predominates over $i_F\omega dL_{AF}(\Theta)/d\Theta$. Then, phase A is turned on 90 degrees before its equilibrium position, and if ω remains very low, switching to phase B will not occur until phase A is at its equilibrium position. Suppose that phase A arrives at its equilibrium position and phase B has just missed being detected. Then, the motor will stay indefinitely at the phase A equilibrium position and phase B will never be detected. Increasing the initial acceleration by increasing the field current will solve this problem.

When phase D is being chopped, phase A is being used for waveform detection, and ω is appreciable, then the $i_{F\omega dL_{AF}}(\Theta)/d\Theta$ term predominates over the $L_{AF}(\Theta)d(i_{F})/dt$ term. In a one phase on scheme, phase A is activated 180 degrees before its equilibrium position and phase A is turned off and phase B is turned on when phase A is 90 degrees before its equilibrium position. In a two phase on scheme, phase A would be turned on 180 degrees before its equilibrium position and turned off at its equilibrium position, that is, phase A would be on during the entire interval of positive torque except during windows occurring in the second half of its positive torque interval when it would be turned off so that i_A would decay to zero to allow sensing in phase C. The use of such windows would have the
disadvantage of reducing available torque. In this thesis only a one phase on scheme is employed.











1. Overall Block Diagram

An overall block diagram of the hardware scheme employed is shown in Figure 3.1.

2. The Case For Using Fast Recovery Diodes

Current and voltage waveforms showing how switching compares for real and ideal diodes are sketched in Figure 3.2. Fast turnon diodes will have more ideal turn-on characteristics than slow diodes and fast turn-off diodes will have more ideal turn-off characteristics than slow diodes. Technological considerations usually result in a fast turn-off diode being fast turn-on. Generally, the turn-on surge voltages and power losses are of secondary importance compared to turn-off surge voltages and power losses.

When phase D was chopped on and off in my predecessor's circuit, a circuit without snubber networks but with diodes connected antiparallel to the switching transistors to allow reverse phase current flow, then a careful examination of phases B and D revealed positive current spikes occurring in both phases during the instant of phase D turn-on. A highly schematic nonscaled diagram of these current spikes is shown in Figure 3.3. These current spikes were caused by a reverse current flowing through the diode in phase B immediately after that diode was reverse biased. Since coils B and D are reverse coupled, a current spike in phase D had to occur in the same direction so that an immediate change in flux did not take place. To minimize

these spikes in my scheme a MR852 fast recovery diode was used instead of the 1N4720 general purpose rectifier used by my predecessor.

The recovery charge Q_R , equal to the integral of reverse current through the diode, is often 200 to 500 times greater in a standard diode than in a fast diode. Thus, the use of fast diodes allows near total or total suppression of these current surges to be achieved. The energy produced each turn-off is equal to Q_REC , where EC is the reverse voltage across the diode immediately after switching. By taking the worst case, where all of the energy is dissipated in the diode, an upper bound on the diode power dissipation due to switching is obtained. Thus, $P=Q_RECf$, where f is the switching frequency, gives the worst case diode switching power dissipation. Hence, the use of fast diodes drastically reduces the diode switching power dissipation. High losses during switching would prohibit the use of standard diodes at high frequencies.

Eliminating the diode reverse surge current also eliminates extra turn-on losses of the power transistor. Often, the turn-on losses of a transistor are concentrated in its structure(hot spots), and result in a fast fatigue of the transistor.

RC networks are often put in parallel with standard diodes to protect them against high surge voltages at turn-off. Generally, to eliminate surge voltages replacing standard diodes with fast diodes is better than using standard diodes with RC protection networks; the RC networks consume a large amount of energy at high frequencies.

One final advantage of the use of fast diodes is the reduction of radioelectric interference. During diode switching, an abrupt variation of current and hence of magnetic field takes place. The amplitude of the interference is proportional to the recovered charge $Q_{\rm P}$.

Fast diodes have some drawbacks; increased leakage currents, greater forward voltage drops, and lower maximum reverse voltage ratings are often the penalties of making a diode fast.¹

3. Transistor Switching Network

The transistor switching network used for the 4 phase coils is shown in Figure 3.4. The transistor switching network used for the field coil is shown in Figure 3.5.² The field network is the same as that used for a phase coil except that a 7405 is used instead of a 7401, the flywheel diode, a MR821, is placed antiparallel to the field coil, and the sensing resistance measures out to .079 ohms rather than .080 ohms.

In my predecessor's scheme a .075 ohm wire wound resistor was used as a sensing resistance, but a wire wound resistor acts as an inductance. Noninductive sensing resistances were constructed by placing 16 - 1/2 watt carbon resistors averaging 1.28 ohms in parallel. Placing the resistors between 2 cut pieces of a PC board, each with 16 holes, allowed a neat compact construction. Since the standard deviation of different samples around a mean is inversely proportional to the square root of the sample size, paralleling resistors had the advantage of producing sensing resistances whose standard deviation around a mean value was 1/4 the standard deviation of the individual 1.28 ohm

resistors around a mean value. The value of the sensing resistances was kept as small as possible to minimize power losses. Finally, note that tantalum capacitors of a few microfarads were used to keep the collectors of T_1 and T_3 and the emitters of T_2 from deviating from their steady state voltages.

3.1. Discussion of the Switching Network

A and C are reverse coupled phases and B and D are reverse coupled phases. Suppose phase D is on and no other phase is carrying current. When the phase D power transistor is turned off, the phase D coil voltage drops and changes polarity so as to maintain the phase D coil current. If perfect reverse coupling were present, the phase D coil voltage would drop to $-(V_{S+})$ $2V_{DON}$), V_{CE} of transistor D would rise from $V_{CE(SAT)}$ to $2V_S$ + $3v_{DON}$, and the voltage across the reverse coupled phase B coil would rise to V_S + $2V_{DON}$. When the phase B coil voltage reached $V_{\rm S}$ + 2V_{DON}, then the current in the phase D coil would stop and a current of equal magnitude would flow through phase B in the reverse direction so as to maintain continuity of flux. However, due to imperfect coupling or leakage inductances, this transfer of energy to the reverse coupled phase is not perfect. Because of the leakage inductance, at turn-off of phase D with no snubber network present, V_{CE} of transistor D exhibits a brief duration large positive voltage spike before settling to a steady state value of $2V_{S}$ + $3V_{DON}$ and the phase D coil voltage exhibits a brief duration large negative voltage spike before settling to a value of $-(V_{S} + 2V_{DON})$.

A turn-off snubber is used to attenuate the brief duration positive voltage spike in collector to emitter voltage due to the leakage inductance. If a snubber is not used, the power transistor is quickly destroyed by the occurrence of collector to emitter voltages much greater than the V_{CEO} rating of the transistor. The turn-off snubber network used is shown in Figure 3.6.

As the value of the capacitance increases, the turn-off switching time increases since dV_{CE}/dt decreases, but the turnoff switching losses in the transistor decrease. For small values of capacitance, the total turn-off losses of the snubber and transistor are smaller than those of the unaided transistor.

Let the phase current be Ip and assume that during the transistor fall time t_f the current in the inductive load remains constant. During the fall time t_f the current decreases linearly in the transistor and increases correspondingly in the capacitor. Then, if no leakage inductance is present, at the completion of transistor turnoff, the voltage V_0 across the transistor is given by:

$CV_0 = \int_0^{tf} I_{capacitor} dt$

Therefore, $V_0 = Ipt_f/2C$, the V_{CE} across the transistor at the end of turnoff in the absence of leakage inductance. Thus, in the absence of leakage inductance, the turn-off switching power dissipation of the transistor is decreased by making $I_{ptf}/2C <$ $2V_S + 3V_{DON}$, the value to which V_{CE} rises.

Now consider the effect of the leakage inductance L_{E} . If the transistor has been completely turned off and all of the current is flowing into the snubber, $L_{EIP}^{2}/2$, the energy in the

leakage inductance, must be transferred to the snubber. This energy will increase the value of V_{CE} above $2V_S + 3V_{DON}$ by a ΔV such that

$$L_{EIP}^{2/2} = C[(2\nabla_{S} + 3\nabla_{DON} + \Delta\nabla)^{2} - (2\nabla_{S} + 3\nabla_{DON})^{2}]/2$$

= C[(\Delta\nabla)^{2} + 2(\Delta\nabla)(2\nabla_{S} + 3\nabla_{DON})]/2

Thus, to obtain a particular ΔV for a given leakage inductance L_E set

 $C = L_{EIP}^{2} / [(\Delta V)^{2} + 2\Delta V (2V_{S} + 3V_{DON})]$

Also, the capacitor and resistor values must be chosen so that the capacitor is completely discharged during the on interval of the transistor, that is, RC $\langle\langle$ ton.

In addition, R must be large enough so that the turn-on discharge current of the capacitor

$$\Delta i = [2V_{S} + 3V_{DON} + \Delta V - V_{CE(SAT)}]/R$$

that will flow through the transistor at turn-on does not become too excessive.

Finally, the power rating of the resistor must be larger than $[C(2V_S + 3V_{DON} + \Delta V)^2 f]/2$, where f is the switching frequency.

The question arises as to whether to use a turn-on switching aid network to reduce the power transistor turn-on switching losses and reduce the turn-on surge currents. Generally, turn-on switching transients are less of a danger to transistors than turn-off switching transients so only a turn-off snubber is used.^{3,4}

3.2. Calculations for the Transistor Switching Network

 $V_{\text{EC}(\text{SAT})} \text{ of } T_2 = 0.5V$ $+ V_{\text{BE}} \text{ of } T_1 = 0.6V$ $+ V_{\text{BE}} \text{ of } T_P = 0.8V$ + Voltage across sensing resistor = 0.25V $+ \text{ Voltage across } R_1$

= 5.0V

Thus, the voltage across $R_1 = 2.85V$.

Let the base current into Tp be limited to 200 mamp.

 $R_1 = 2.85 V/0.2 \text{ amps} = 15 \text{ ohms}$

The transistor specifications indicate that this level of base current should drive the transistor well into saturation for collector currents up to 5 amps.

Let the current through $R_3 = 2$ ma.

 $R_3 = 0.6V/2$ ma = 330 ohms

Let 4 ma come from the base of T_2 .

 $R_4 = (4.4V - 0.2V)/(4 ma + 2 ma) = 680 ohms$

Voltage across $R_2 = 9.5V$. Let 20 ma flow through R2.

 $R_2 = 9.5 V/20 \text{ ma} = 470 \text{ ohms}$

No current limiting resistor is put in series with the 1N4933 diode since the peak reverse base current pulled from the 2N6339 is experimentally determined to be 0.6 amps.

 t_f for the 2N6339 is about .13 µsec at 2.0 amps. Ignoring the leakage inductance, at the end of t_f the transistor collector to emitter voltage $V_0 = Ipt_f/2C$. Let $V_0 = V_{CEO}/2 = 60V$. Then $C = Ipt_f/2V_0 = (2 \text{ amps})(1.3 \text{ x } 10^{-7} \text{sec})/2(60V) = 2.2 \text{ x } 10^{-9}$ farad

Now consider the effects of leakage inductance.

 $L_{EA} = L_{EC} = 20 \ \mu h.^{5}$

Assume $2V_S + 3V_{DON}$ is kept to 80V. To be safe keep $2V_S + 3V_{DON} + \Delta V$ to 100V. Then $\Delta V = 20V$.

 $C = [L_{EIP}^{2}] / [(\Delta V)^{2} + 2\Delta V (2V_{S} + 3V_{DON})]$

= $[(20 \times 10^{-6} \text{ H})(2 \text{ amps})^2]/[(20)^2 + 2(20)(80)]$

 $= 2.2 \times 10^{-8}$ farad

Clearly the leakage inductance determines the size of the capacitor used in the turn-off snubber.

At turnoff,

 $\Delta V_{CE}/\Delta t = Ip/C = 2$ amps /2.2 x 10^{-8} farad = 10^8 volts/sec If $\Delta V_{CE} = 100V$, then the turn-off switching time Δt is only 1 µsec.

The transistor can handle 25 amps continuous current. So let the initial current discharge of the turn-off snubber

 $\Delta i = (2V_S + 3V_{DON} + \Delta V)/R < 100V/R = 10 \text{ amps}$ R = 100V/ 10 amps = 10 ohms

RC = (10 0hms)(2.2 x 10^{-8} farad) = .22 µsec, which will be far less than the on interval of the transistor.

4. Pushbutton Inputs to the 8039 Microprocessor

The three pushbutton inputs to the 8039 are shown in Figure 3.7. Traditional debounce latches with nand gates follow each of the pushbuttons. Since a microprocessor reset sets all the output ports to one thereby turning on all the transistors, a long RESET input to the microprocessor would burn out a fuse or one or more transistors. Thus, a 74121 monostable is used to keep the RESET input short in duration. The RESET pin must be held at ground(.5V) for at least 10 milliseconds if a reset is performed just as the power supply comes within tolerance.

However, only 5 machine cycles are required if the power is already on and the oscillator has stabilized. Since a reset is always performed many seconds after the circuit has been powered up, the pulse width need only be at least 5 machine cycles = $5(1.36\mu\text{sec}) = 6.8\mu\text{sec}$. The monostable RC network yields a pulse width = $0.7\text{RC} = 0.7(1.5 \times 10^4\Omega)(10^{-9}\text{farad}) = 10.5\mu\text{sec}$.

5. Intel Microcomputer Components

The Intel microcomputer parts used are shown in Figures 3.8a-c. One 8039 microprocessor, one 8212 address latch, two 2716-1 2K x 8 EPROMs, one 8185-2 1K x 8 bit static RAM, and three 8243 I/O expanders are used.

New programs are installed by erasing the EPROMs under UV light for 25 minutes and then programming with the universal prom programmer of an Intel microcomputer development system. With programs of 2K or less of memory space only the #1 2716-1 EPROM is required. Because the EPROMs are continuously removed from their sockets for reprogramming, zero insertion pressure (ZIP) sockets are used for the EPROMs. Use of regular sockets would rapidly lead to pin destruction through mechanical wear during DIP insertion and extraction.

Note that the 2716-1 is used instead of the 2716. The 2716-1 is the same 2K x 8 EPROM as the 2716. It has just been selected out because of a faster speed. According to the 1979 Intel Component Data Catalog the 2716 has a maximum access time of or an address to output delay time of 450 nsec. For the 2716-1 the maximum access time is 350 nsec. The 8039

microcomputer has a maximum address setup to data in time of 400 nsec. The 8212 address latch has a maximum write enable to output delay time of 40 nsec. Thus, the EPROM must have a maximum acess time no greater than 400 - 40 = 360nsec. Therefore, the 2716-1 is suitable while the 2716 is not. Using one 4K x 8 2732 EPROM would be simpler than using two 2K x 8 EPROMs, but unfortunately EPSEL lab does not have the equipment needed to program a 4K x 8 EPROM.

The 8039 has an 8-bit CPU, an 128 x 8 RAM data memory, and an 8 bit timer/event counter. The 8039 operates with an 11 MHz crystal whose output is divided to form 1.36 μ sec machine cycles consisting of 5 machine states. Each instruction is executed in one or two machine cycles.

Two 8 pin SPST switches provide input data to the 16 ports on the #2 8243 I/O expander. Such information as the phase to be tested, the maximum and minimum phase current levels, the initial switching delay time, and the frequency with which the delay time is updated can be inputted on these switches. Input data should be read in with the high order bit corresponding to P73, P63, P53, or P43 and data should be outputted with the high order bit corresponding to P73, P63, P53, or P43 because if this order is reversed then the ordering of bits in the accumulator becomes opposite to the ordering of bits on the I/O expanders and arithmetic cannot be performed on accumulator numbers moving between the accumulator and an I/O expander.

The #3 8243 I/O expander is used for two purposes. Before or while the motor is running, it outputs current level information to the DAC latches. After the motor has stopped

running, it can output phase duration counts to 7407 buffers driving LEDs thereby allowing acceleration profiles to be obtained.

The 8185-2 RAM is used solely to store the phase duration counts used in acceleration profiles.

6. Current Level Regulation

Four types of current level information are provided. When the motor is started, the field transistor is turned on. As soon as the field current reaches a desired field current level determined by the field DAC input to the field comparator, the field transistor is turned off and the desired phase transistor is turned on. After a phase transistor has been turned on, the phase current rises until it reaches a maximum current level determined by the maximum DAC input to that particular phase's maximum comparator. After the maximum current level has been reached, the phase transistor is chopped off and a reverse current flows in the complementary phase. When the complementary reverse phase current has fallen in magnitude to a minimum reverse current level determined by the minimum DAC input to that particular complementary phase's minimum comparator, then the original phase transistor is chopped on again. The bottom DAC and comparator are present solely to check for proper functioning of reverse phase coupling. The bottom comparators prevent a phase turn on signal unless the reverse current detected is above a certain magnitude. If very little or no reverse phase coupling occurs, and the reverse phase current is always less than the

bottom current value, then the phase current will not be chopped on again, a new phase will not be detected, and the motor will stop.

To illustrate this better, suppose the field current level is set at 2.9 amps, the maximum current level is set at 3 amps, the minimum current level is set at 1.5 amps, and the bottom current level is set at 0.5 amps. Then, the field transistor is turned off forever(unless a restart occurs) when the field current reaches 2.9 amps. Phase currents are chopped off when they reach 3 amps and are chopped back on again as soon as a reverse complementary phase current between 1.5 and 0.5 amps is detected. If reverse phase coupling is functioning properly, a detection of a reverse phase current between 1.5 and 0.5 amps will occur as soon as the magnitude of the reverse phase current has decreased to 1.5 amps. Thus, chopping will keep the phase currents between 1.5 amps and 3 amps.

Figure 3.9 shows the eight 74LS75 latches used to output current level information from the #3 8243 I/O expander to the four DACs. Since each latch has 4 bits and each DAC has 8 bits, two latches are used for each DAC. An 8243 can sink 5 ma at .45V on each of its 16 I/O lines simultaneously. On each I/O line is a 7407(driving a LED) requiring a -1.6 ma low level input current. Each enable or G input on a 74LS75 requires a -1.6 ma low level input current. Then, the 4 enable pins required to address the 2 latches driving 1 DAC require -6.4 ma low level input current. Hence, the 4 enables for the 2 latches driving 1 DAC must be driven by 2 separate I/O lines.

Figure 3.10 shows the DAC - op amp networks used to generate

reference voltage levels for the current level comparators. The field and maximum DAC - op amp networks generate outputs between 0 and +0.5 volts. The minimum and bottom DAC - op amp networks generate outputs botween 0 and -0.5 volts. The op amps input to pots with wipers positioned to input 4/5 of the output voltage as a reference level to a comparator input terminal. With pots compensations can be made for differences in phase comparators and sensing resistances. A pot was used for the field comparator only so the scale factor for the field current level would be the same as that for the other current levels. Reference voltages with magnitudes up to 400 mv can be placed at the comparator input terminals with unit increments to the DAC corresponding to gradations of 1.56 mv at the comparator terminals. Gradations of 1.56 mv across a $.080\Omega$ sensing resistance correspond to current gradations of $1.56 \text{ mv}/.080\Omega = 20 \text{ ma.}$ When the power transistor is turned on, 0.2 amp of base current flows through the power transistor so for any given maximum current level IMAX not exceeding an upper bound of 4.8 amps set the comparator reference voltage at 16 mv + I_{MAX} (80 mv/amp).

Of course, the current-carrying capacity of the wire used for winding the motor must also be considered. Varnish coated number 19 copper wire was used for winding the motor.⁶ According to one reference #18 wire has a current-carrying capacity of 11 amps and #20 wire has a current-carrying capacity of 7 amps,7 so by interpolation the motor wiring should have a current-carrying capacity of 9 amps.

Careful attention must be given to grounding issues to

ensure the proper functioning of the comparators. All the sensing resistances employed in this circuit - the 4 resistances sensing the phase currents, the resistance sensing the current through the field transistor, and the resistance sensing whether or not the diode antiparallel to the field coil is on - have all been located physically close together so that the distance and hence the inductance of the wires joining the ground sides of these sensing resistances is minimized so the voltage variation between the grounds of the sensing resistances is as small as possible. This will prevent problems caused by the fact that comparators have a poor common mode rejection ratio. The ground terminal of the sensing resistances is tied directly to the ground terminal of the circuit board and does not connect with the logic chip grounds until the ground terminal. This separation of logic and power grounds is necessary to prevent the occurrence of noise in the logic grounds from the switching of the power transistor currents into the inductance presented by the logic grounds. Note that the pots determining reference levels for the comparators are connected to the ground side of the corresponding sensing resistance rather than to the logic ground whereas the ground pins for the comparators are connected to the logic grounds (Figures 3.11,3.12a-b, and 3.14). This is necessary because use of a logic ground for the pot would have the effect of putting a long wire length or an inductance between the input terminals of the comparator - the distance being the wire distance from the ground side of the sensing resistance to the ground terminal along the power ground wire plus the length along the logic ground wire from the ground terminal to the logic

ground point connected to the reference pot.

To prevent comparator oscillation compensation networks were applied to some of the comparators used in this circuit(Figures 3.11, 3.12a-b, and 3.14). Oscillations are particularly a problem with the maximum level comparators because of the slow rate of rise of the phase current toward its final value during the τ_2 state. Positive feedback or hysteresis applied to the balance pin 5 removes these oscillations. The .002µf capacitor between the 2 balance pins serves as a high frequency filter. It provides a low impedance shunt to any high frequency noise. The resistor network for comparator compensation was determined experimentally. Networks were constructed with the 2.2KQ and 33KQ resistors and the value of the third resistor was increased until a square wave input would not cause oscillations in any one of four 311 comparators tested.

The network for sensing the field current level is shown in Figure 3.11.

The network used for current regulation of phases A and C is shown in Figures 3.12a-e. An identical network is used for current regulation of phases B and D. The two monostables shown in Figure 3.12e that provide the clocking for the JK flip flops of phases A and C will also provide the clocking for the JK flip flops of phases B and D.

The monostables shown in Figure 3.12c that produce 5.7 and 1.89 µsec positive pulses cause a delay of 5.7 µsec to occur before the J input of the flip flop shown in Figure 3.12d can be presented with the information that the phase current has reached

its upper limit. The current must exceed its maximum limit for 5.7 µsec to send a signal to the J input. This serves two purposes. First, it ensures that a transient maximum current detection occurring right at the instant of transistor turnon does not immediately turn the transistor off again. Second, it allows sensing to be done in the 5.7 µsec just before the phase is turned off. Since not all phase chops include a τ_2 state, this does not ensure that all the detections will occur during the τ_2 state, but it does ensure that the current will reach the specified maximum level before the next phase activation occurs.

The monostables shown in Figure 3.12c that produce 12.6 μ sec negative pulses ensure that a phase is not turned on immediately after being turned off - that is, it makes sure that a detection does not occur during the current transfer between the two reverse coupled phases.

7. External Interrupt Generation

An external interrupt to the 8039 microcomputer is generated whenever a next phase detection is made. The circuitry used to accomplish this task is shown in Figures 3.13 to 3.16.

Figure 3.13 shows the comparators used to detect the sense coil voltage polarities. As discussed in chapter two, at startup the outputs from these comparators provide the initial position information to the #1 8243 I/O expander. Note that the ground of the sense coils is tied directly to the ground terminal of the circuit board. The LM111 specifications indicate that neither input terminal should be allowed to become more negative than the negative supply voltage. With the 1N4148 diodes connecting -5V

to the noninverting terminals, negative voltage spikes occurring in the sense waveforms cannot become more negative than one diode drop below -5V.

Figure 3.14 shows a comparator network used to detect the presence of state τ_2 . During τ_2 the diode antiparallel to the field coil is off and a positive voltage exists across the field coil. At least 3V will appear across the 5.6MQ resistor during state τ_2 . Then a base current of $3V/5.6M\Omega = .54$ µa will flow. With this PNP transistor an ig = .54 μ a yields an ic > 110 μ a. Hence, a collector current of 110 µa is set equal to a reference voltage of 0.1V. Thus, a sensing resistor of $0.1V/110 \mu a = 1K\Omega$ is used. No more than 50V ever appears across the field coil. Then, $i_B = 50V/5.6M\Omega = 8.9 \mu a$. For this PNP transistor an $i_B =$ 8.9 μ a yields an i_C < 3.7 ma. Hence, (3.7 ma)(1K Ω) = 3.7V is the largest voltage that should appear at the positive input terminal of the 311 comparator. The $1.2K\Omega$ resistor is put in merely as an added protection for the comparator. The positive input voltage limit is 30V above the negative supply or 25V. Thus, if the PNP transistor shorts, the maximum voltage appearing at the positive input terminal will be equal to $(1K\Omega/(1K\Omega + 1.2K\Omega))(50V) = 23V$, and the comparator will be protected.

Figure 3.15 shows the network that determines if a τ_2 state is an external interrupt requirement. When OVERRIDE τ_2 RESTRICTION = 0, an interrupt can only occur during state τ_2 . When OVERRIDE τ_2 RESTRICTION = 1, then an interrupt can occur during τ_1 or τ_2 .

When sensing phase A, $V_A = L_{AF}(\Theta)d(i_F)/dt + i_F\omega dL_{AF}(\Theta)/d\Theta$.

At startup the $L_{AF}(\Theta)d(i_F)/dt$ term predominates. Thus, at startup all detection of the next phase must be done during τ_2 when the polarity of $d(i_F)/dt$ is known to be positive rather than during τ_1 or τ_3 when the polarity of $d(i_F)/dt$ can be either positive or negative. As the motor speeds up, the $i_{F\omega}dL_{AF}(\Theta)/d\Theta$ term predominates and detection of the next phase need not be restricted to τ_2 . In fact, with high speed operation the number of chops is maintained at a smaller and more uniform number if detection occurs during both τ_1 and τ_2 . When next phase detection is restricted to τ_2 , the average number of chops per phase becomes larger and less uniform. A string of phases containing mostly one or two chops will also show an occasional phase containing three, four, or five chops. In summary, at startup OVERRIDE τ_2 RESTRICTION should be 0 but should become 1 as speed increases.

The question arises as how to determine the proper point for switching OVERRIDE τ_2 RESTRICTION from 0 to 1. The switching from 0 to 1 should occur when the $i_{F\omega dL_{AF}(\theta)/d\theta}$ term predominates over the $L_{AF}(\theta)d(i_F)/dt$ term. Since $d(i_F)/dt$ is proportional to the supply voltage and for a phase containing a fixed number of chops ω is proportional to the supply voltage, then for a phase containing a fixed number of chops ω is proportional to $d(i_F)/dt$. Hence, since i_F , $L_{AF}(\theta)$, and $dL_{AF}(\theta)/d\theta$ are independent of supply voltage, the switching of OVERRIDE τ_2 RESTRICTION from 0 to 1 should occur when the number of chops per phase falls below a certain level.

In the network shown whenever the number of chops per phase is less than a value determined by the input data switches for 2

consecutive phases, then OVERRIDE τ_2 RESTRICTION is equal to 1. Otherwise, OVERRIDE τ_2 RESTRICTION is equal to 0. If 1111 or 1110 is the initial value put on the input data switch, then OVERRIDE τ_2 RESTRICTION is equal to 0. If 1101 is the initial value, then whenever only one chop per phase occurs for two consecutive phases, OVERRIDE τ_2 RESTRICTION is equal to 1. If 0000 is the initial value on the input data switch, then whenever the number of chops per phase is less than fifteen for 2 consecutive phases, OVERRIDE τ_2 RESTRICTION is equal to 1.

A chain of three 74LS04 inverters is used to ensure that the load input of the 74LS161 is low for a sufficient time before the clock goes high.

Figure 3.16 shows the network generating the external interrupt to the 8039 microcomputer. The interrupt is sampled every machine cycle during ALE, so the pulse of the monostable serving as a nand gate input must be at least one machine cycle in length or 1.36 µsec long. To prevent a false reading caused by a glitch or transient, a sense coil positive voltage during a phase maximum current signal must be confirmed 2.31 µsec later to indicate a next phase detection. This is particularly important in preventing a false detection during a short CURMAX glitch that could occur at transistor turnon if OVERRIDE τ_2 RESTRICTION = 1.

8. <u>Miscellaneous Details</u>

According to T.I. gold plating on wire wrap posts is not necessary. A T.I. technical report concludes that unplated wrap is stable after exposure to harsh environments.⁸ Therefore, the

use of unplated wire wrap sockets is not expected to cause any problem.

Adequate use is made of capacitors. Before using the circuit three huge electrolytic capacitors are attached to the board's barrier strip for voltage supplies. They are placed between the power supply voltage and ground, +5V and ground, and -5V and ground. 0.1µf ceramic capacitors are used between +5V and ground and where applicable between -5V and ground for every DIP on the board. In addition, six electrolytic 1000µf capacitors are scattered over the board. Also, tantalum capacitors of a few microfarads are used to keep the collectors of T₁ and T₃ and the emitters of T₂ from deviating from their steady state voltages. Finally, .05µf ceramic and 6.8µf tantalum capacitors are used to keep comparator reference voltges constant.

Three 3 amp fuses are present in the circuit. They are located between the power supply voltage and ground, +5V and ground, and -5V and ground.



Figure 3.1 An overall block diagram of the hardware scheme used





IDEAL DIODE

REAL DIODE

Figure 3.2 Current and voltage waveforms for real and ideal diodes



Figure 3.3 A highly schematic drawing of current spikes due to the use of slow diodes

















Figure 3.7 Pushbutton inputs to the 8039 microcomputer

68

s+≠ 3









P73 to P40 also output to the DAC latches. See Figure 3.9.

Figure 3.8c Intel microprocessor components

P73-1D 74LS75	P63-1D 74LS75
P72-2D 4 HIGH	P62-2D 4 LOW 1QB5
P71-3D FIELD DAC 1Q B1 MSB	P61-3D FIELD DAC 2QB6
P70-4D BITS 2Q B2	P60-4D BITS 3QB7
P53-ENABLE 1-2 3Q B3	P52-ENABLE 1-2 4QB8 LSB
P53-ENABLE 1-2 4Q B4	P52-ENABLE 3-4
P73-1D 74LS75	P63-1D 74LS75
P72-2D 4 HIGH 2Q -B1 MSB	P62-2D 4 LOW 1Q-B5
P71-3D MAXIMUM 3Q -B3	P61-3D MAXIMUM 2Q-B6
P70-4D DAC BITS 4Q -B4	P60-4D DAC BITS 3Q-B7
P51-ENABLE 1-2	P50-ENABLE 1-2 4Q-B8 LSB
P51-ENABLE 3-4	P50-ENABLE 3-4
P73-1D 74LS75	P63-1D 74LS75
P72-2D 4 HIGH 1Q B1 MSB	P62-2D 4 LOW 1Q-B5
P71-3D MINIMUM 2Q B2	P61-3D MINIMUM 2Q
P70-4D DAC BITS 3Q B3	P60-4D DAC BITS 3Q
P43-ENABLE 1-2 4Q B4	P42-ENABLE 1-2 4Q-B7
P43-ENABLE 3-4	P42-ENABLE 3-4
P73-1D 74LS75	P63-1D 74LS75
P72-2D 4 HIGH 1Q -B1 MSB	P62-2D 4 LOW 1QB5
P71-3D BOTTOM 2Q -B2	P61-3D BOTTOM 2QB6
P70-4D DAC BITS 3Q -B3	P60-4D DAC BITS 3QB7
P41-ENABLE 1-2 4Q -B4	P40-ENABLE 1-2 4QB8 LSB
P41-ENABLE 3-4	P40-ENABLE 3-4

Figure 3.9 DAC Latches. The inputs to the DAC latches are from the #3 8243 IO expander and the outputs are to the 4 DACS.


For field and maximum phase current levels:



4 10KQ PHASE POTS WITH WIPER ON COMPARATOR NONINVERTING INPUT TERNINAL FOR MAXIMUM CURRENT LEVEL

1 5KQ FIELD POT WITH WIPER ON COMPATATOR NONINVERTING INPUT TERMINAL FOR FIELD CURRENT LEVEL

For minimum and bottom phase current levels:



4 10KO PHASE POTS WITH WIPER ON COMPARATOR NONINVERTING INPUT TERMINAL FOR MINIMUM CURRENT LEVEL

4 10KO PHASE POTS WITH WIPER ON COMPATATOR INVERTING INPUT TERMINAL FOR BOTTOM CURRENT LEVEL

Figure 3.10 DAC op amp networks used to generate reference voltage levels





.



Figure 3.12a Network used for current regulation of phases A and C



Figure 3.12c









Figure 3.12d



0.14 µsec PULSE 74121 #1A

c/ile

....

Figure 3.12e



Figure 3.13 Comparators determine the sense coil voltage polarities.



Figure 3.14 The comparator detects the presence of state τ_2



- -

Figure 3.15 Network determines if a τ_2 state is an external interrupt requirement.



Figure 3.16 Network generating the external interrupt to the microcomputer

1. Simple Test Programs

An important part of a good design procedure for a system is the inclusion of simple test programs used for checking or debugging the circuitry. Two such programs are included here.

The first one is titled D TO A SECTION TEST. This program sends reference voltage levels to the appropriate comparator input terminals. This allows an information route going from the input data switches to the input switch I/O expander to the 8039 microcomputer to the LED/DAC I/O expander to the 74LS75 DAC latches to the DACs to the op amps to the pots to the comparator input terminals to be easily debugged.

The second test program is titled TRANSISTOR SWITCHING TEST. With this program any of the 5 transistor switching banks can be repetitively switched. A phase bank will be repetitively switched between a specified minimum and maximum current level. If the field transistor bank is tested, the field current is brought up to the specified field current level and then the field transistor is turned off for 44.6 milliseconds, a time duration which allows the field current sufficient time to decay to zero. Then, the field transistor bank is switched on again. This program allows easy debugging of the transistor switching banks.

2. The RUN THE MOTOR Program

In the program titled RUN THE MOTOR the current level values

used at startup are replaced with a second set of values when a button is pressed. Thus, since the motor's greatest current requirement occurs at startup, the phase current levels can be decreased once steady state motion is achieved. This program will now be examined in some detail.

The initial reset state sets all the output ports to one thereby turning on all the transistors. The transistors are turned off, the input switch I/O expander is enabled, and the LED/DAC I/O and main program I/O expanders are disabled. When TO is pressed, the field and first maximum values are inputted to RAM locations on the 8039 via the input switch I/O expander. When T1 is pressed, the first minimum and bottom values are inputted. Then, T0 is pressed to input the second maximum value. Finally, T1 is pressed to input the second minimum and bottom values.

TO is pressed to start the motor running. The LED/DAC I/O expander is enabled and the input switch I/O expander is disabled. The first set of current level values stored in the 8039 RAM are outputted from the 8039 RAM to the DAC latches via the LED/DAC I/O expander. Then, the LED/DAC I/O expander is disabled and the main program I/O expander is enabled. After an 18 unit timer wait, the field transistor is turned on until the field current level rises to the desired value. A delayed check of the field current level is made for extra certainty. Then, an initial position sensing is made by inputting the sense coil voltage polarities to the main program I/O expander. The initial sensing information causes the phase located between 180 and 90 degrees from its equilibrium position to be activated as the

field transistor is turned off. The location containing the first interrupt address is stored in R3, the timer is started from zero, and the external interrupt is enabled. Before the current levels are changed, when the program is waiting for the first interrupt or is between interrupts, it will circle in a simple loop testing for six timer overflows since the last phase turnon and for the pressing of the T1 button.

The generation of an external interrupt will cause the execution of the first of the program's two external interrupt routines. The first interrupt routine turns off the old phase, turns on the new phase, restarts the timer from zero, updates the phase registers containing the present and next phase information, and resets R4 to allow for another 10 restart attempts.

Before the current levels are changed, after a new phase has been activated, if more than 6 timer overflows occur before an external interrupt indicating a next phase detection occurs, then a restart occurs. In a restart the phase transistor is turned off and the program is reentered earlier at the MREST location where the 18 unit timer wait occurs just before the field transistor is turned on. Ten consecutive restart attempts are allowed. After ten consecutive unsuccessful restart attempts the transistors are turned off until the TO button is pressed again. Pressing the TO button resets R4 to allow another 10 restart attempts and causes the program to be reentered at the MREST location.

When the T1 button is pressed, the location containing the

second interrupt address is stored in R3 and the next interrupt generated will cause the execution of the second rather than the first interrupt routine. The instructions at the beginning of the second interrupt routine are identical to those in the first routine. Then, it disables the main program I/O expander and enables the LED/DAC I/O expander. The second set of current level values are then moved out from the 8039 RAM to the DAC latches replacing the first set of values. The LED/DAC I/O expander is disabled and the main program I/O expander is enabled. Finally, the address of the first interrupt routine is stored in R3 so that all further interrupts will result in execution of the first interrupt routine. Between interrupts the program circles in a simple loop testing for six timer overflows since the new phase activation. If six timer overflows occur. then the program is reentered earlier at the START2 location where R4 is reset to allow 10 consecutive restart attempts just before the first set of current level values is outputted to the DAC latches.

This program will accelerate the motor up to a maximum speed of about one chop per phase relatively quickly. Although most of the phase intervals contain only one chop, an occasional phase has more than one so the speeds obtained are slightly less than would be obtained by purely one chop per phase. Because the current rate of change across an inductance is proportional to voltage, then at higher voltages the amount of time per chop is less and hence the speed is greater. Also, since higher current levels take longer to achieve, once a current level that can maintain a speed of one chop per phase is reached, further

increases in the current level increase the time per chop and hence decrease the speed. At 20V with the current levels kept between 1.75 and 3.15 amps, a speed of 1625 R.P.M. is obtained.

3. Speed Control Programs

The program titled CONSTANT SWITCHING DELAY allows constant load speed control. A time delay is put at the start of every interrupt routine so that a time delay exists exists between the detection of the new phase and the switching on of the new phase. The 8 low bits of time delay are stored in R1 and the 8 high bits of time delay are stored in R2. The first interrupt routine takes advantage of these stored timed delays by starting as follows:

SERVE1: DJNZ R1, SERVE1 ; DECREMENT THE 8 LOW BITS OF TIME DELAY

DJNZ R2, SERVE1 ; DECREMENT THE 8 HIGH BITS OF TIME DELAY

The execution of a DJNZ R_r (decrement register and jump if the contents are not zero) instruction requires 2 instruction cycles or 2.72 microseconds. Thus, time delays can be changed in increments of 2.72 microseconds. Unfortunately, the use of 2 DJNZ instructions adds 5.44 microseconds to the minimum possible delay since both DJNZ instructions must be passed through at least one time during the execution of an interrupt routine.

Steady state speed decreases as time delay increases. Measurements of speed resulting from the inputted constant time delays were obtained for the unloaded motor running with a 20V supply voltage and the phase currents kept between 1.75 and 3.15 amps over a speed range going from 17.6 to 1625 R.P.M. At speeds

equal to or greater than 108 R.P.M. a stroboscope was used for measurements. For speeds less than 108 R.P.M. visual counting was performed with the aid of a stopwatch or a pushbutton electronic counter. The results are shown in Table 4.1 with speed in R.P.M. and 1/(speed in R.P.M.) resulting from the inputted constant time delay in units of 2.72 microseconds(exceeding the minimum possible 5.44 microsecond delay caused by one pass through the 2 DJNZ instructions).

Plots of time delay in units of 2.72 microseconds versus 1/(speed in R.P.M.) are shown in Figures 4.1a-c. These plots of delay units versus 1/speed show a very good linear fit. Performing a least squares fit on the 131 data points with a HP33C calculator yields the linear equation:

delay in units of 2.72 microseconds = $3.190 \times 10^5(1/(\text{speed in} \text{ R.P.M.})) - 130.3$

with an excellent correlation coefficient of .99957. As mentioned in Chapter 1 B.H. Wells expected an equation relating delay and speed of the above type to result for a step motor whose unloaded speed versus switching angle curve was nearly linear.¹

The program titled VARIABLE SWITCHING DELAY runs the motor at a fixed speed by continuously varying the time delay between new phase detection and new phase switching. The 8039 timer is used to measure the time interval for 4 consecutive phases so as to eliminate measurement problems caused by differences in the individual phases. A calculation of the actual time interval for 4 consecutive phases minus the desired time interval for 4 consecutive phases is performed using 2 register arithmetic. If

the result is positive, then the motor speed is too slow and the delay time is decreased. If the result is negative, then the motor speed is too fast and the delay time is increased. If the result is zero, then the speed is correct and the delay time is left unchanged. The number of phases that are to elapse between every set of 4 consecutive phases that is used for speed correction is fed in on the input data switches. At low speeds the maximum correction rate is compatible with good speed regulation, but at high speeds the maximum correction rate causes marked fluctuations in speed to occur. Decreasing the correction rate alleviates this problem. This program could run the unloaded motor with a 20V supply voltage and phase currents kept between 1.75 and 3.15 amps over a speed range going from 100 R.P.M. to 1640 R.P.M. Because feedback is used, this program can be employed in varying load situations.

The program titled CONSTANT SPEED VIA VARYING CURRENT runs the motor at a fixed speed by continuously varying the phase current levels. The minimum phase current level is always set equal to half the maximum level. The 8039 timer is used to measure the time interval for 4 consecutive phases. A calculation of the actual time interval for 4 consecutive phases minus the desired time interval for 4 consecutive phases is performed using 2 register arithmetic. If the result is positive, then the motor speed is too slow and the current level is increased. If the result is negative, then the motor speed is too fast and the current level is decreased. If the result is zero, then the speed is correct and the current level is left

unchanged.

The number of phases that are to elapse between every set of 4 consecutive phases that is used for speed correction is fed in on the input data switches. Table 4.2 shows the speed fluctuations around an average speed of 1565 R.P.M. resulting in this varying current scheme from changing the number of phases elapsing between every set of 4 consecutive phases that is used in speed correction. The best speed correction occurs with 20 to 24 interspersed phases. A narrow range of updating rates yields maximum speed stability, and updating either more or less frequently increases the speed fluctuations.

This program can only run the motor with average speeds ranging from 1400 to 1710 R.P.M. The upper speed bound occurs because the time per phase chop increases as current level increases so once a speed near one chop per phase is reached further current level increases decrease the speed. The lower speed bound occurs because the current starts to fall to zero very precipitously.

4. Acceleration Profile Program

The program titled SUMMARY ACCELERATION PROFILE runs the motor from rest to full speed while storing in the 8185-2 RAM timer duration counts for 512 sets of the designated number of consecutive phases. In this program the timer interrupt is used to increment the 8 upper time bits when a time counter overflow occurs. After 512 sets have been stored in the RAM, all transistors are turned off so the motor stops. Then, TO and T1 are alternately pressed to read out the timer duration counts in

the LEDs.

Three trials were performed with timer counts obtained for sets of 60 consecutive phases or 1 revolution.(The program titled TRANSISTOR SWITCHING TEST can be used to prove that 60 phases occur per revolution by single stepping the motor in an A-B-C-D-A activation sequence.) In these trials measurements were made for the unloaded motor running at 20V supply voltage and phase currents kept between 1.75 and 3.15 amps. Table 4.3 shows the number of timer counts in each of the first 100 revolutions for each trial. The final average speed is taken as that speed given by averaging the timer counts of the last 20 revolutions. Half final average speed is obtained at some point from 14 to 16 revolutions and 9/10 final average speed is obtained at some point from 39 to 43 revolutions.

Table 4.1 Speed in R.P.M. and 1/(speed in R.P.M.) resulting from the inputted constant time delays in units of 2.72 microseconds.

DELAY IN UNITS OF 2.72 MICROSECONDS	SPEED IN R.P.M.	1/(SPEED IN R.P.M.)
0	1625	6-154 x 10-4
1	1610	6.211×10^{-4}
6	1595	$6_{270} \times 10^{-4}$
8	1580	6.329×10^{-4}
10	1565	6.390×10^{-4}
12	1550	6.452×10^{-4}
14	1540	6.494×10^{-4}
16	1530	6.536×10^{-4}
20	1515	6.601×10^{-4}
24	1490	6.711×10^{-4}
28	1470	6.803×10^{-4}
32	1455	6.873×10^{-4}
36	1435	6.969×10^{-4}
38	1420	7.042×10^{-4}
40	1410	7.092×10^{-4}
44	1390	7.194×10^{-4}
48	1370	7.299×10^{-4}
50	1360	7.353×10^{-4}
52	1345	7.435×10^{-4}
56	1325	7.547×10^{-4}
60	1305	7.663×10^{-4}
64	1285	7.782×10^{-4}
68	1265	7.905×10^{-4}
72	1250	8.000×10^{-4}
76	1235	8.097×10^{-4}
80	1220	8.197 x 10^{-4}
84	1210	8.264 x 10^{-4}
88	1200	8.333×10^{-4}
96	1180	8.475 x 10^{-4}
100	1165	8.584×10^{-4}
104	1150	8.696×10^{-4}
108	1140	8.772×10^{-4}
112	1125	8.889×10^{-4}
116	1115	8.969×10^{-4}
120	1110	9.091 x 10-4
124	1090	9.174×10^{-4}
128	1080	9.259×10^{-4}
136	1060	9.434 x 10^{-4}
140	1050	9.524×10^{-4}
144	1035	9.002×10^{-11}
152	1015	9.052×10^{-4}
168	777 075	$1.026 = 10^{-3}$
100	910 055	$1 0/17 - 10^{-3}$
181	900 025	$1.04 (x 10^{-1})$
102	757 015	1 002 + 10-3
200	900	$1,075 \times 10^{-3}$
208	880	$1,136 \times 10^{-3}$
216	860	1.163 x 10-3
		· · · · · · · · · · · · · · · · · · ·

DELAY IN UNITS OF 2.72 MICROSECONDS

				-
224	840	1.190	x	10-3
232	830	1.205	x	10-3
240	815	1.227	x	10-3
248	800	1,250	x	10-3
256	785	1,274	x	10-3
264	770	1.299	T	10-3
272	760	1.316	v	10-3
280	750	1 222	~	10-3
200	730	1.251	* *	10-3
200	140	1 - 3 - 1 - 3 - 1	¥	10-3
304	(20	1.309	ж ~	10-3
512		1.410	X	10-3
320	000	1.497	x	10 0
320	000	1.527	X	10-3
330	040	1.548	X	10 5
344	040	1.548	X	10-3
360	640	1.563	X	10 5
364	630	1.587	X	10-3
368	619	1.616	X	10-5
372	617	1.621	x	10-3
376	610	1.639	X	10-3
384	600	1.667	X	10-3
400	583	1.715	x	10-3
416	575	1.739	x	10-3
432	554	1.805	X	10-3
448	552	1.812	x	10-3
480	526	1.901	x	10-3
512	514	1.946	x	10-3
544	483	2.070	x	10-3
576	470	2,128	x	10-3
608	458	2,183	x	10-3
640	432	2,315	x	10-3
704	405	2,169	v	10-3
768	375	2.667	Ŷ	10-3
800	360	2.007	~	10-3
822	200	2.110	А 	10-3
861	225	2.090	*	10-3
806	326	2.905	A V	10-3
050	320	2 270	~	10-3
102	288	3 ×2/3	*	10-3
1027	200	3. 70/		¹⁰ -3
1150	210	3.704		10-3
1016	. 200	3.900	X	10-3
1210	244	4.090	X	10 -
1200	230	4.237	X	10-5
1408	217	4.608	X	10 3
1530	203	4.926	X	10-3
1664	190	5.263	X	10 5
1792	178	5.618	X	10-3
1920	167	5.988	X	10-3
2048	158	6.329	X	10-3
2304	142	7.042	X	10-3
2432	135	7.407	X	10-3

DELAY IN UNITS OF 2.72 MICROSECONDS

......

2560	120	7 602 - 10-3
2900	110	$\frac{1092 \times 103}{9 \times 103}$
2010	119	0.403 x 10 °
3072	108	9.259 x 10-5
3328	100	1.000×10^{-2}
3584	91.6	1.092×10^{-2}
3840	84.3	1.186×10^{-2}
4096	77.8	1.285×10^{-2}
4352	72.8	1.374×10^{-2}
4608	67.8	1.475×10^{-2}
4864	64.1	1.560×10^{-2}
5120	60.9	1.642×10^{-2}
5376	57.8	1.730×10^{-2}
5632	55.4	1.805×10^{-2}
5888	52.1	1.919×10^{-2}
6144	49.7	2.012×10^{-2}
6400	48.0	2.083×10^{-2}
6656	46.2	2.165 x 10^{-2}
7 168	42.8	2.336×10^{-2}
7680	40.6	2.463×10^{-2}
8192	38.2	2.618×10^{-2}
8704	35.8	2.793 x 10-2
9216	34.2	2.924×10^{-2}
9728	32.1	3.115×10^{-2}
10240	30.9	3.236×10^{-2}
11264	28.2	3.546×10^{-2}
12288	25.8	3.876×10^{-2}
13312	23.7	4.219 x 10-2
14336	23.1	4.329×10^{-2}
15360	20.5	4.878×10^{-2}
16384	19.3	5.181 x 10^{-2}
17408	17.6	5.682×10^{-2}
	-	



o i	·	ĭ ĵ	••••••••••••••••••••••••••••••••••••••	. 1	9	•	1	9	? i	Ξ̈́,	i	õ q
						•	·		.:			
	· ·										•	• -
			. •	· · ·	-	•	:	•				
	· · · · · · · · · · · · · · · · · · ·				· ···		· · · · · · · · · · · · · · · · · · ·			· •· ••• • •		· · · · · · ·
4		. <u></u>			: . : <u></u>		<u>-</u>	· · · · · · · · ·		•	• ••	
-	s înga	· · ·								·		
[e sig 🔨 -	1.5	· · · · · · · · · · · · · · · · · · ·							: :	::	
-		. 	· · · · · · · · · · · · · · · · · · · 							·		
3				· · · · ·		1 1 1. • • • • • •						:
لف		· · · · · · · · · · · · · · · · · · ·	, " 									،، ٹیب ـــــــ
				···								
				. part		:						
:			•									
												
-						·				· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
N						÷			·····	- 1 -		
بسلا											·· ·	
7 :				· · · · · · ·	• <u></u>			·		·· •••• ··	Linin	بر در د
ŵ				· · · · · · · · · · · · · · · · · · ·						i <u>i i</u> i	، ۔ • حجب ، ، ،	، د . جغیر میرد امر
÷	·	an a		· · · · · · · · · · · · · · · · · · ·		- -				÷.	•	
-					· · ·							
			2.1									
ł	141 		254				•	· · · ·		·	:	
					· . :				: ::		:	
w	:		702 T							•·····••••••••••••••••••••••••••••••••		
Plant. mit			ā _					•		•	· •••••	
9			plo	-	. :	÷.,	· · · ·	•	•••••			
			40		•••••••••	:		`\$-				
			27	÷			• •		•		۰.	
									•	<u></u>	•••	••••••••
:			54		• •			··· ·		-	•	· · ·
			(sp		. .				•	r -		• •
•			e d						• .	·.		
	•		12				•				.	
3		- -									• ',	
ω		:	P	•					·			
		- ·	£ °	1						• •	. •	• • • • • • • • • • • • • • • • • • •
						•						
		• •						•				•
			· - ··									•
•												

K-E REWITL & ESSER CO MANULA

97

10-3



o,	•	1000-	2000*	3000-	4000-	5000+	6000	7000-	8000-	-000	0000	11000	12000-	13000.
•	, 					·		· .						
	- - .	. • •	• • • •	• • • • •	. <u>.</u>	·· ··· ·	·· •••!·			· -	· · ·		· •	
		•			·.			•						
	· · · · ·	- X	· · · · · · · · · · · · · · · · · · ·	• •		·	، با تسطیح ، د		·i :					
	· · ·	••••	•					.	· · · · · · · · · · · · · · · · · · ·		, * 1		· ·	•
	••••••••••••••••••••••••••••••••••••••				·····							·		
		• =: -		•	:-	:						• •		•
					· · · ·									
N					•									
•							· · · ·		::.:·	<u>.</u>				
-			· · · ·	· · ·	:		<u> </u>				<u> </u>		<u></u>	
		1 					- 11 st -							
1							<u></u>							<u> </u>
	· · ·				· · · · ·	·							:. <u>.</u>	
***	····	: 			:									
ā	÷			2.76		· · · ·			·····			·		• •••••
Ň				N 1		··· ·· ····· ···					·	···		
1	<u>.</u>		•	. ig			<u></u> .	·				·		
			•		5	·····	· · · · · · · · · · · · · · · · · · ·		•			•••••••••••	· 	
i	· · ·	• •							• • • • • •					•
:		• • • • •		000	÷			- 1	· *	• 27.	·	· · · · · · · · · · · · · · · · · · ·		
س		•		i gi	τα) 20. ατ. 1.			· · · · · · · · · · · · · · · · · · ·	• • • •			· ···	:	
₩		•••••		5		-	• ••••••••••••••••••••••••••••••••••••			··· · ···•				
0-2	• •			- 1	6	÷ .	· ·	·· ····		- 14 f	. <u>.</u>		- <u>-</u>	
				·	a P	•		· • • • • •				· · · · · · ·		
				. ŭ	5		·. ·				•••			
				ב ער	5 -			:	·. · ·	· · · · ·			·	
				P	5 E				· · ·					•
				÷	R (
Name Name	• .				: .							÷		
5	•			·- · · ·	- 		· ·			· ·				·
N .						•		· • • •						۰.
		•					•							·
							•							~ ~ .
•														
					·									
					:									

\$ 10-2

Table 4.2 The speed fluctuations around an average speed of 1565 R.P.M. observed for differing numbers of phases elapsing between every set of 4 consecutive phases used in speed correction in the program titled CONSTANT SPEED VIA VARYING CURRENT

ELAPSED PHASES	MINIMUM SPEED	MAXIMUM SPEED
1	1310	1910
2	1280	1910
4	1300	1880
8	1300	1840
16	1520	1610
20	1540	1590
24	1540	1590
28	1480	1550
32	1500	1630
64	1460	1640
128	1360	1720
256	1280	1720
8 16 20 24 28 32 64 128 256	1300 1520 1540 1540 1480 1500 1460 1360 1280	1840 1610 1590 1550 1630 1640 1720 1720

Table 4.3 Three acceleration profiles showing the number of timer counts for each of the first 100 revolutions as the motor is accelerated from rest to full speed

REVOLUTION #	TRIAL #1	TRIAL #2	TRIAL #3
1	3943	3545	2936
2	1745	2040	4067
3	3031	1511	4011
4	4098	2057	3406
5	2969	3679	3529
6	3121	2849	2894
7	2800	3167	2359
8	2611	3026	2286
9	2315	2437	2093
10	1982	2168	1915
11	1970	2145	1793
12	1837	1962	1713
13	1733	2107	1711
14	1657	1857	1764
15	1562	1767	1510
16	1503	1582	1413
17	1450	1511	1384
18	1399	1448	1340
19	1351	1401	1387
20	1317	1362	1267
21	1264	1315	1233
22	1249	1279	1199
23	1214	1245	1196
24	1174	1219	1131
25	1170	1193	1127
26	1124	1173	1102
27	1114	1135	1087
28	1085	1109	1066
29	1068	1100	1065
30	1069	1071	1015
31	1035	1063	1016
32	1018	1045	1010
55	999	1089	982
34	1000	1012	979
30 26	900		900 05 h
50 27	902 057	904	954
28	957	903	930 012
30	026	900	943
70	930	940	920
40 L1	037 251	936	910
42	901	030	012
43	930	909	895
44	889	910	888
45	895	90.9	934
46	893	895	938
47	881	876	867
48	876	896	872
49	868	865	853

REVOLUTION #	TRIAL #1	TRIAL #2	TRIAL #3
50	859	876	857
51	871	881	852
52	862	869	857
53	859	857	830
54	85 8	853	856
55	844	868	831
56	846	857	845
57	849	854	836
58	952	856	833
59	824	858	833
60	831	836	877
61	830	857	891
62	830	833	825
03 61t	032 970	050	877
65	872	000	820
66	822	900 8117	810
67	815	000	818
68	819	831	818
69	819	910	819
70	819	878	811
71	821	840	820
72	816	822	868
73	817	829	814
74	819	831	814
75	814	830	808
76	815	821	822
77	817	821	812
78	867	822	868
79	814	819	815
80	815	878	815
81	813	823	813
82	813	824	813
05 01	960	0// 9011	013
04 85	818	825	013 815
86	812	823	015
87	870	879	817
88	815	827	812
89	872	879	816
90	815	828	925
91	819	871	815
92	814	826	830
93	814	827	823
94	816	822	814
95	815	820	822
96	869	820	830
97	872	820	882
90 00	015 815	010 910	817
99 100	821	019	070 870
AVERAGE LAST	829.0	842_0	827 h
20 REVOLUTIONS			Telev

	TRIAL	#1	TRIAL	#2	TRIAL	#3
REV. TO ACHIEVE	14		16		15	
REV. TO ACHIEVE 9/10 FINAL SPEED	42		43		39	

ISIS-II MCS-48/U 0 TO A SECTION T	PI-41 MACRO ASS EST	IEMBLER, V3.0 PAGE 1
(.0C 0B.)	I INE	SOURCE STATEMENT
	1 2 3 4 5 6 7 8	; TESTDAC ; THIS PROGRAM TESTS THE REFERENCE VOLTAGE LEVELS SENT TO THE ; INVERTING (NPUT TERMINALS OF THE 1 FIELD, 4 MAXIMUM(TOP), AND ; 4 MINIMUM(MIDDLE) COMPARATORS AND TO THE NONINVERTING TERMINALS ; OF THE 4 BOTTOM COMPARATORS BY THE 4 CORRESPONDING DIGITAL TO ; ANALOG CONVERTERS, WITH ALL POTS SET TO APPLY 4/5 OF THE OPAMP ; OUTPUT VOLTAGE TO THE COMPARATOR INPUT TERMINALS, AN INCREASE OF ; ONE IN THE 8 DIGIT NUMBER APPLIED TO THE DAC SHOULD RESULT IN A
	9 10 11 12 13 14 15 14 15 14 17 18 19 20 21 22 24 25 26 27 28 29 30	<pre>: 1.56 MV INCREMENT AT THE COMPARATOR INPUT TERMINAL. IONORING : OPAMP OFFSETS AND OTHER NONITEALITIES, OD000000 WILL CORRESPOND : TO O MV AND 11111111 WILL CORRESPOND TO 400 MV AT THE COMPARATOR : INPUT TERMINAL OR ABOUT 5 AMPS OF CURRENT. : THE TOP SET OF DATA INPUT SWITCHES ODING TO P73 TO PAO WILL : INDICATE THE VALUE TO BE APPLIED TO THE OAC WITH P73 AS THE MOST : SIONIFICANT BIT AND PAO AS THE LEAST SIONIFICANT BIT. : P53 = 1 ENABLES THE LATCH ADDRESSING THE 4 HIGH BITS OF THE : FIELD DAC. : P52 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : FIELD DAC. : P51 = 1 ENABLES THE LATCH ADDRESSING THE 4 HIGH BITS OF THE : MAXIMUM(TOP) DAC. : P50 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MAXIMUM(TOP) DAC. : P43 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MAXIMUM(TOP) DAC. : P43 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MAXIMUM(MIDDLE) DAC. : P44 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MINIMUM(MIDDLE) DAC. : P44 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MINIMUM(MIDDLE) DAC. : P44 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MINIMUM(MIDDLE) DAC. : P44 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MINIMUM(MIDDLE) DAC. : P44 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MINIMUM(MIDDLE) DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : MINIMUM(MIDDLE) DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC. : P40 = 1 ENABLES THE LATCH ADDRESSING THE 4 LOW BITS OF THE : BOTTOM DAC.</pre>
0000	31 32 33 34 SYSRST:	GRG O
0000 0409 0003 0003 15 0004 93	-50 36 37 38 EXTINT: 39 40	UPP RESET ORG 3 ; EXTERNAL INTERRUPT DIS I RETR
0007 0007 35 0008 93	41 42 43 timint: 44 45	ORG 7 ; TIMER INTERRUPT OIS TONTI RETR
0009 2380 0003 3A 0000 39 0000 0F 0000 0F	46 47 RESET: 48 49 HERE: 50 51 52	MOV A.#80H OUTL P2.A : DISABLE THE MAIN PROGRAM /O EXPANDER OUTL P1.A : TURN OFF THE TRANSISTORS, DISAFLE THE LED/DAC IO ; EXPANDER, AND ENABLE THE INPUT SWITCH TO EXPANDER MOVD A.P7 MOV R4.A
000F 0F 0010 AD	53	MAVA A.PA MAV R5,A

ISIS-II MCS-48/UPJ-41 MACR D TO A SECTION TEST	0 ASSEMBLER, V3.0	PAGE 2	
LOC ORJ LINE	SOURCE STATEMENT		
0011 00 55 0012 AF 56 0013 0C 57 0014 AF 58 0015 2340 59 0017 39 60 0018 FC 61 0019 3F 62 0018 FD 63 0018 3E 64 0010 FE 65 0010 30 66 0011 FF 67 0015 3C 68 0020 2380 69 0022 040C 70 71 71 71	MOVD A.P5 MOV R4.A MOVD A.P4 MOV R7.A MOV A.#40H : DISAB OUTL P1.A : AND E MOV A.R4 MOVD P7.A MOV A.R5 MOVD P4.A MOVD P5.A MOVD P4.A MOVD P4.A MOVD P4.A MOVD P4.A MOVD P4.A MOV A.#80H : DISAB JMP HERE : AND E END	BLE THE INPUT SWITCH IO EXPANDER INABLE THE LED/DAC TO EXPANDER BLE THE LED/DAC TO EXPANDER INABLE THE INPUT SWITCH TO EXPANDE	R

liser symbols

EXTINT 0003 HERE 000C RESET 0009 SYSRST 0000 TIMINT 0007 ASSEMBLY COMPLETE, NO ERRORS

ASM48 :F1:ST210N.MAC DEBUG XREF TITLE("TRANSISTOR SWITCHING TEST")

ISIS-II MCS-48/UPI-41 TRANSISTOR SWITCHING 1	MACRO ASSEMI TEST	BLER, V3.0	PAGE 1	
LOC OBJ L.U	NE SUI	JRCE STATEMENT		
	1 ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	TRANSISTOR SWITCHING TE THIS PROGRAM TESTS TRAM FROM THE COMPARATORS, FIRST THE APPROPRIATE V THE DACS, 1, 0 ON P73 TO P60, THE THE VALUE TO BE APPLIED AND P60 AS THE LSB, LI OF DATA INPUT SWITCHES THE DAC ADDRESSING THE PRESS TO, 2,) ON P73 TO P60 INDIG ADDRESSING THE MINIMUM P40 INDIGATE THE VALUE BOTTOM COMPARATORS, DEFECT TO	IST ISISTOR SWITCHING WIT THAT IS, THE PROHIBI VALUES ARE PLACED ON TOP SET OF DATA INPUT TO THE FIFLD DAC WI KEWISE, ON P53 TO P4 INDICATE THE VALUE MAXIMUM VALUE(TOP) C CATE THE VALUE TO RE VALUE(MIDDLE) COMPAR TO BE APPLIED TO THE	H CURRENT REGULATION T OUTPUT IS ZERO. THE LATCHES ADDRESSING T SWITCHES, INDICATE TH 273 AS THE MSB 0, THE BOTTOM SET TO BE APPLIED TO OMPARATORS. APPLIED TO THE DAC ATORS, ON 253 TO DAC ADDRESSING THE
	16 5 17 5 18 5 19 5 20 7 21 5 22 5 22 5 23 7 22 7 22 5 22 7 22 5 22 7 22 5 22 7 22 5 22 5	PRESS 11, 3,1 THEN, SELECT THE TF P73 = 1 TESTS PHASE A. P72 = 1 TESTS PHASE B. P71 = 1 TESTS PHASE B. P70 = 1 TESTS PHASE D. PHASE CURRENTS ARE SWIT MAXIMIM VALUES. IF NONE OF THE ABOVE AF REACHING THE SELECTED F OFF FOR ABOUT 44.6 MILL PRESS TO 4.) TO SELECT A NEW TR4	ANSISTOR BANK TO BE CHED BETWEEN THE SEL DE CHOSEN, THE FIELD TIELD VALUE, THE FIEL ISECONDS. ANSISTOR BANK MERELY	TESTED. FCTED MINIMUM AND IS TESTED. AFTER D TRANSISTOR IS TURNED CHANGE THE

;		IF	N	INF		F	TH	Ê	ABO	VE	AR	Εı	Ж	ΥF	٧,	TH	F	IEI	D	IS	TES	TED,	. 1	AFTF	R	
;	1	RE	¥C)	HIN	lG	T٢	Æ	SE	LEC	TEL	I F	IE	.0	VA	11	,	THE	[F]	IEL.	D	tran	SIS1	NOR	ïs	TURMED	ł
;	1	<u>î</u> Fi		FOR		AB(ЦIТ	4	4,6	MI	U.	IS	ΕC	INTE	5,											

		29	; VALUE OF THE P7 SWITCHES.
0000		30 31	ORG O
0000	0409	32 SYSRST:	; SYSTEM RESET
0003		34 35 27 EVIINT:	026 3 • EXTERNAL INTERPORT
0003	15 93	37 29	DIS I PETR
0007	~ <u>0</u>	39 40	086 7
0007	35	41 TIMINT: 42	TIMER INTERRUPT DIS TONTI
0008	73 2220	43 44 45 DECET:	
0008	3A 39	46 47	OUTL P2.A : DISABLE THE MAIN TO EXPANDER OUTL P1.A ; TURN OFF THE TRANSISTORS, DISABLE THE LED/DAC TO
0000	2600	48 49 MAIN:	: EXPANDER, AND ENABLE THE INPUT SWITCH ID EXPANDER.
000F	360F 0F	50 HERE1:	JTO HERE1 : WAIT FOR TO TO BE PRESSED MOVEL A.P7 : MOVE IN THE 4 HIGH BITS
0012 0013 0014	NE AD	07 53 54	MOV R4.4 TOF THE FIELD DAL VALOE MOVD A.P.6 : MOVE IN THE 4 LOW BITS MOV R5.A : OF THE FIELD DAC VALUE

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 TRANSISTOR SWITCHING TEST

PAGE 2

1.00	0 R J	LINE	SOURCE STATEMENT
0015 0016 0017 0018 0019 0018 0019 0020 0020 0020 0020 0020 0020 0020	0D AE 0C AF 4419 56F AS 50F 50F AS 50F AS 50F 50F 30D AA 50F 50F 30D 230 00 230 30 50F 35F 35F 50F 35F 50F 35F 35F 50F 35F 50F 35F 50F 35F 35F 35F 35F 35F 35F 35F 35F 35F 35	55 57 58 59 40 41 42 43 44 45 49 49 49 49 49 49 49 49 49 49 49 49 49	MOVD A, P5 : MOVE IN THE 4 HIGH BITS MOV R6.A : OF THE MAXIMUM DAC VALUE MOVD A, P4 : MOVE IN THE 4 LOW BITS MOV R7.A : OF THE MAXIMUM DAC VALUE JUTI HERE2 JITI HERE3 : WAIT FOR TI TO SE PRESSED MOVD A, P7 : MOVE IN THE 4 HIGH BITS MOV R0.A : OF THE MINIMUM DAC VALUE MOVD A, P6 : MOVE IN THE 4 LOW BITS MOV R1.A : OF THE MINIMUM DAC VALUE MOVD A, P5 : MOVE IN THE 4 HIGH BITS MOV R2.A : OF THE BOTTOM DAC VALUE MOVD A, P4 : MOVE IN THE 4 LOW BITS MOV R3.A : OF THE BOTTOM DAC VALUE MOVD A, P4 : MOVE IN THE 4 LOW BITS MOV R3.A : OF THE BOTTOM DAC VALUE MOVD A, P4 : MOVE IN THE 4 LOW BITS MOV A, 440H : DISABLE THE LED/DAC IO EXPANDER OUTL P1.A : AND ENABLE THE LED/DAC IO EXPANDER MOV A, 400H : DISABLE THE 2 MINIMUM AND 2 BOTTOM LATCHES MOVD P5.A : AND ENABLE THE 2 FIELD DAC LATCHES MOVD P4.A MOV A.R4 : MOVE THE 4 HIGH BITS MOVD P7.A : OUT TO THE FIELD DAC MOV A.R5 : MOVE THE 4 HIGH BITS MOVD P5.A : AND ENABLE THE 2 FIELD DAC LATCHES MOVD P5.A : AND ENABLE THE 2 FIELD DAC LATCHES MOVD P6.A : OUT TO THE FIELD DAC MOV A.R5 : MOVE THE 4 HIGH BITS MOVD P7.A : OUT TO THE FIELD DAC MOV A.R6 : MOVE THE 4 HIGH BITS MOVD P7.A : OUT TO THE MAXIMUM VALUE DAC MOV A.R7 : MINE THE 4 LOW BITS MOVD P7.A : OUT TO THE MAXIMUM VALUE DAC MOV A.R7 : MINE THE 4 LOW BITS MOVD P5.A : MOVE THE 4 HIGH BITS MOVD P5.A : MOVE THE 4 LOW BITS MOVD P5.A : OUT TO THE MAXIMUM VALUE DAC MOV A.R7 : MINE THE 4 LOW BITS MOVD P5.A : OUT TO THE MAXIMUM VALUE DAC MOV A.R0 : MOVE THE 4 HIGH BITS MOVD P5.A : MOVA A.BOCH : ENABLE THE 2 MINIMUM VALUE DAC LATCHES MOVD P5.A MOVA A.BOCH : ENABLE THE 2 MINIMUM VALUE DAC LATCHES MOVD P5.A : MOVA A.R0 : MOVE THE 4 HIGH BITS MOVD P5.A : OUT TO THE MINIMUM VALUE DAC LATCHES MOVD P5.A : MOVA A.R0 : MOVE THE 4 HIGH BITS MOVD P5.A : OUT TO THE MINIMUM VALUE DAC MOV A.R1 : MOVE THE 4 LOW BITS MOVD P6.A : OUT TO THE MINIMUM VALUE DAC MOV A.R0 : MOVE THE 4 HIGH BITS MOVD P6.A : OUT TO THE MINIMUM VALUE DAC MOV A.R0 : MOVE THE 4 LOW BITS MOVD P6.A : OUT TO THE MINIMUM VALUE DAC MOV A.R03H : DISABLE THE 2 MINIMUM DAC LATCHES
0045 0046 0047 0048 0049 0049 0049 0049 0049 0049 0051 0053 0055 0055 0055 0059 0058	30 FA 3F FB 32 2540 30 30 30 30 37 37 7270 5282 3787 1280	94 95 97 97 98 99 100 101 HERE4: 102 HERE5: 103 MOV A.4 104 OUTL P1 105 SELECT: 105 SELECT: 107 108	MOVD P4,A ; AND ENABLE THE 2 BOTTOM DAC LATCHES MOV A, R2 ; MOVE THE 4 HIGH BITS MOVD P7.A ; OUT TO THE BOTTOM DAC MOV A, R3 ; MOVE THE 4 LOW BITS MOVD P6.A ; OUT TO THE BOTTOM DAC MOV A, #00H ; DISABLE THE 2 BOTTOM DAC LATCHES MOVD P4,A INTO HERE4 JTO HERE5 ; WAIT FOR TO TO BE PRESSED #80H ; DISABLE THE LED/DAC TO EXPANDER I.A ; AND ENABLE THE INPUT SWITCH TO EXPANDER I.A ; AND ENABLE THE INPUT SWITCH TO EXPANDER I.A ; AND ENABLE THE INPUT SWITCH TO EXPANDER JB3 AONLY JB3 AONLY JB0 TONLY

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 TRANSISTOR SWITCHING TEST

(00 0 B .)	LINE	SOURCE STATEMENT
0050 2300 0055 34	110 111 FONLY:	MOV A. #OOH : ENABLE THE MAIN PROGRAM TO EXPANDER
0060 2300 0062 39 0063 0F	113 114 115 ESENSE:	MOV A.#ODOH : TURN ON THE FIELD TRANSISTOR OUTL P1.A : AND DISABLE THE INITIAL VALUE TO EXPANDER MOVD A.P6 : CHECK FIELD CURRENT LEVEL
00A4 A9 00A5 05 00A6 59	116 117 118	MOV R1.A MOVD A.P.5 : CONFIRM WITH A DELAYED CHECK ANL A.R1
0067 1268 0069 0463 0068 2380	119 120 121 FOFF:	UBO FOFF UMP FSENSE MOV A+#80H : TURN OFF THE FIELD TRANSISTOR
0060 39 0065 3A 0065 27	122 123 124	OUTL P1,A ; AND ENABLE THE INITIAL VALUE IO EXPANDER OUTL P2,A ; DISABLE THE MAIN PROGRAM IO EXPANDER OLR A ; WAIT FOR ABOUT 44.6 MILLISECONDS
0070 62 0071 55 0072 8904	125 126 127	MOV T,A STRT T MOV R1,#4 : NUMBER OF TIMER OVERFLOWS REFORE THE FIELD IS TURNED
0074 1678 0076 0474	123 129 WAJT: 130	: (N AGAIN JTF MORE JMP WAIT
0078 E974 007A 65 007B 0454	131 MURE: 132 133	STOP TONT UMP SELECT
007D 2381 0075 39 0080 0454	134 135 AONLY: 134 137	MOV A,#81H OUTL P1,A ; TURN ON PHASE A IMP SELECT
0082 2382 0084 39	138 139 RONLY: 140	MOV A, #82H OUTL P1, A ; TURN ON PHASE B
0085-0454 0087-2384	141 142 143 CONLY:	ÚMP SELECT MOV A,#84H
0089 39 008A 0454	144 145 146	ULTL PILA ; TURN ON PHASE C UMP SELECT
0080 2388 0085 39 0085 0454	147 DONLY: 148 149	MOV A,#88H OUTL P1+A ; TURN ON PHASE D JMP SELECT
	150 151	END
USER SYMBOLS		

PAGE 3

SFLECT 0054 SYSRST 0000 TIMINT 0007 WATT 0074	AGNI Y HERE1 SFLECT	007D 000F 0054	BONLY HERE2 SYSRST	0087 0019 0000	COMLY HERE3 TIMINT	0087 0018 0007	DONLY HERE4 WATT	008£ 0040 0074	EXTINT HERES	0003 004F	FOFF MATN	004B 000D	FONLY MORE	005D 0078	FSENSE RESET	0063 0009
---	---------------------------	----------------------	--------------------------	----------------------	--------------------------	----------------------	------------------------	----------------------	-----------------	--------------	--------------	--------------	---------------	--------------	-----------------	--------------

ASSEMBLY COMPLETE, NO ERRORS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 1 RUN THE MOTOR LAC OBJ 1 TNE SOURCE STATEMENT : PROGRAM TO RUN THE MOTOR 2 : INITIALLY THE FIELD TRANSISTOR IS TURNED ON AND THE FIELD CURRENT : IS ALLOWED TO RISE UNTIL IT REACHES A LEVEL DETERMINED BY THE : FIELD DAC VALUE FED IN ON THE INPUT DATA SWITCHES. A RESTART 34 ; WILL ALSO SUBJECT FIELD CURRENT TO THE SAME REGULATION. PHASE 5 Å 7 : CURRENT WILL BE KEPT BETWEEN MAXIMUM AND MINIMUM LEVELS DETERMINED : BY THE MAXIMUM AND MINIMUM DAC VALUES FED IN ON THE INPUT DATA 8 : SWITCHES, PRESSING THE TO RUTTON WILL START THE MOTOR AND PRESSING : THE TI BUTTON WILL REPLACE THE ORIGINAL MAXIMUM AND MINIMUM PHASE : LEVELS WITH A SECOND SET OF MAXIMUM AND MINIMUM PHASE LEVELS. : RECAUSE THE MAXIMUM CURRENT REQUIREMENT OF THE MOTOR OCCURS AT 9 10 11 ; STARTUP, IT IS USUALLY DESTRABLE TO DECREASE PHASE CURRENT ONCE 12 13 : STEADY STATE MOTION HAS BEEN ACHIEVED. EXTERNAL INTERRUPTS TO 14 15 : INDICATE DETECTION OF THE NEXT PHASE WILL BE TRIGGERED BY ZERO : CROSSINGS OF THE SENSE WAVEFORMS GOING FROM NEGATIVE TO POSITIVE ; POLARITY, 16 17 ; TO RUN THE MOTOR: : 1.) ON P73 TO P60. THE TOP SET OF DATA INPUT SWITCHES. INDICATE : THE FIELD DAC VALUE WITH P73 AS THE MSB AND P60 AS THE LSB. ON P53 : TO P40. THE BOTTOM SET OF DATA INPUT SWITCHES, INDICATE THE FIRST : VALUE TO BE APPLIED TO THE DAC ADDRESSING THE MAXIMUM VALUE(TOP) 18 19 20 21 22 23 24 : COMPARATORS WITH P53 AS THE MSB AND P40 AS THE LSB. : PRESS TO. : 2.) ON P73 TO P60 INDICATE THE FIRST VALUE TO BE APPLIED TO THE 25 : DAC ADDRESSING THE MINIMUM VALUE (MIDDLE) COMPARATORS. ON 253 TO P40 INDICATE THE FIRST VALUE TO BE APPLIED TO THE DAG ADDRESSING 26 27 28 29 31 32 33 34 ; THE BOTTOM COMPARATORS. ; PRESS TI. 3.) ON P53 TO P40 INDICATE THE SECOND MAXIMUM VALUE. ; PRESS TO 4,) ON P73 TO P60 INDICATE THE SECOND MINIMUM VALUE. ON P53 TO : P40 INDICATE THE SECOND BOTTOM VALUE. ; PRESS T1. : 5.) PRESS TO TO START THE MOTOR WITH THE FIRST SET OF VALUES. : 6.) PRESS TI TO REPLACE THE FIRST SET OF VALUES WITH THE SECOND 35 36 : SET. 37 33 0000 ORG O 39 SYSRST: : SYSTEM RESET 0000 0408 JMP RESET 40 41 0003 42 0R6 3 43 EXTINT: : EXTERNAL INTERRUPT MOV A.RR : JUMP TO THE EXTERNAL INTERRUPT ROUTINE WHOSE LOCATION 0003 FB 44 0004 B3 45 UMPP CA : IS STORED AT THE ADDRESS IN R3 44 0007 47 GRG 7 48 TIMINT: : TIMER INTERRUPT **DIS TONTI** 0007 35 49 50 0008 93 RETR 51 0009 SF 52 DATA1: DB LOW SERVET 53 DATA2: DB LOW SERVE2 000A A6 $5\overline{4}$
ISIS-II MCS-48/0PI-41 MACRO ASSEMBLER, V3.0 RUN THE MOTOR

PAGE

000R	2380	55 RESET:	MOV A, 480H ; TURN OFF THE TRANSISTORS, ENABLE THE INPUT SWITCH
0000	39	56	OUTL P1,A : SWITCH ID EXPANDER, AND DISABLE THE LED/DAC TO EXPANDER
OUOE	3 9 2405	5/ 50 UCDE4+	UNIC PZYA ; MISABLE INE MAIN PROGRAM (U EXPANDER
0008-	2501-	58 HEREI:	UNU HERE] TA UEDEA : NATT COD TA TA DE DECOED
0011	50() 10000	07 MEMEZI 20	MOU DA MONU FOR TO TO DE FREGGED
0015	804U AE	50 L1	MOUN A 07 • MOVE THE A LITCH DITE OF THE
0014	60	61 62	MON ARALA : FISER VALUE TO MEMORY LOCATION 204
0017	18	Å3	INC RO
0018	05	64	MOVD A, P6 ; MOVE THE 4 LOW BITS OF THE
0019	AÓ	65	MOV GRO, A ; FIELD VALUE VALUE TO DATA MEMORY LOCATION 21H
001A	18	66	INC RO
001B	00	67	MOVD A.P5 ; MOVE THE 4 HIGH BITS OF THE FIRST
0010	AQ	48	MOV @RO,A ; MAXIMUM VALUE TO DATA MEMORY LOCATION 22H
0010	18	<u>69</u>	INC RO
OOTE	());	70	MUNI A, P4 : MUVE HE 4 LIN BIIS OF HE FIRSI
10015	90 #/ 20		MUV MADIA ; MALIMUM VALUE IU DATA MEMURY LULATIUN Z34
0070	4670	72 BEREA:	UNII NERES 171 HEDEA : HATT EOD TI TO DE DDECCED
0022	10/22	78 <u>0686</u> 4+	THE DECEMBER OF THE THE THE DECEMBER OF THE DECEMB
0025	0F	75	MOUN A.P7 : MOUS THE A HIGH RITS OF THE FIRST
0026	40	76	MOV 9RO.A : MINIMUM VALUE TO DATA MEMORY LOCATION 244
0027	18	77	INC. RO
0028	ÔĒ	78	MOVD A.P6 ; MOVE THE 4 LOW BITS OF THE FIRST
0029	Á0	79	MOV QRO, A ; MINIMUM VALUE TO DATA MEMORY LOCATION 25H
007A	18	30	INC RO
002R	0D	81	MOVD A, PS; MOVE THE 4 HIGH BITS OF THE FIRST
0020	40	82	MOV @RO,A ; BOTTOM VALUE TO DATA MEMORY LOCATION 26H
0020	18	83	INC RD
0025	(N):	84 05	MUVIL A, P4 ; MUVE HE 4 LIN KIIS DE HE EIKSI
0075	2620	00 01 UEDE5:	MIX 800 A F BUILDA VALUE ID UAIA MEMUKY LUCATION 271
0030	2000	00 00000. 07 UEDEL:	ITA LEDEL - HAIT EAD TA TA DE DOECCER
00.34	18	88	TNC RO
0035	óň	89	MOVE A.25 ; MOVE THE 4 HIGH BITS OF THE SECOND
0034	AO	90	MOV ARO.A : MAXIMUM VALUE TO DATA MEMORY LOCATION 28H
00:27	18	91	INC RO
0038	00	92	MOVID A. P4 ; MOVE THE 4 LOW BITS OF THE SECOND
0037	AO	93	MOV @RO,A ; MAXIMUM VALUE TO DATA MEMORY LOCATION 29H
003A	4630	94 HERE7:	INT1 HERE7
0030	5630	95 HERE8:	JT1 HERES ; WATT FOR TI TO BE PRESSED
00.5	18	96	$(\mathbf{M}; \mathbf{K})$
00.55	(#= AA	9/ 00	MUNU AVEY I MUNE HELA HIGH BITS OF THE SELEND MUN ADD A . MINIMUM HALVE TO PATA MEMOCY LOCATION ONLY
0040	H() 10	73	TWO BROAR : MINIMUM VALUE IN URIA MENDICY LOLATION ZAR
0041	10 05	100	NOUR A PL + MOUNE THE A LOUE DITE OF THE SECOND
0043	A0	101	MOV BROA : MINIMUM VALUE TO DATA MEMORY LOCATION 284
0044	18	102	INC RO
0045	ÓĎ	103	MOVD A.PS : MOVE THE 4 HIGH BITS OF THE SECOND
0046	AO	104	MOV BRO, A : BOTTOM VALUE TO DATA MEMORY LOCATION 2011
0047	18	105	INC RO
0048	(X):	106	MOVU A.P4 ; MOVE THE 4 LOW BITS OF THE SECOND
0047	HU 2444	10/ 100 UEDEO:	MUV MANAA T BUTTUM VALUE III HATA MEMUKY TUTUAT (IN 2014)
0044	2440	109 HEREIA	(11) UEQEIN : WAIT END TA REENCE THE MATAD STADTS
			ne na

109

LINF LOC OBJ

SOURCE STATEMENT

ISIS-II	MCS-48/UPI-41	MACRO	ASSEMBLER.	V3.0
RIN THE	MOTOR			

PAGE 3

1.00	(1 R. 1 1.)	INE S	COURCE STATEMENT
004E 0050 0052 0053 0055 0056 0057 0058 0053	RCF6 1 2340 1 39 1 230C 1 30 1 77 1 3C 1 8820 1 F0 1	110 START2: 111 112 113 114 115 114 115 116	MOV R4.#-10 : ALLOW ONLY 10 ATTEMPTS TO START THE MOTOR MOV A.#40H : DISABLE THE INPUT SWITCH IO EXPANDER OUTL P1.A : AND ENABLE THE LED/DAC IO EXPANDER MOV A.#0CH : DISABLE THE 2 MAXIMUM DAC LATCHES MOVO P5.A ; AND ENABLE THE 2 MIXIMUM DAC LATCHES CLR A : DISABLE THE 2 MINIMUM MOVD P4.A ; AND 2 BOTTOM DAC LATCHES MOV R0.#20H MOV A.@RO ; MOVE THE 4 HIGH BITS
0058 0050 0050 0057 0061 0062 0064 0065 0066 0066 0066 0066 0066 0066	3F 18 F0 32 30 18 F0 3F 18 F0 3F 37 30 30 37 57 30 37 57 30 37 57 30 37 57 30 37 57 30 37 57 57 57 57 57 57 57 57 57 5	119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 144 145 145	MOVD P7.A : OUT TO THE FIELD DAC INC RO MOV A.&RO : MOVE THE 4 LOW BITS MOVD P4.A : OUT TO THE FIELD DAC MOV A.#03H : DISABLE THE 2 FIELD DAC LATCHES MOVD P5.A : AND ENABLE THE 2 MAXIMUM DAC LATCHES TNC RO MOV A.@RO : MOVE THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE MAXIMUM VALUE DAC INC RO MOV A.@RO : MOVE THE FIRST 4 LOW BITS MOVD P5.A : OUT TO THE MAXIMUM VALUE DAC CLR A : DISABLE THE 2 MAXIMUM DAC LATCHES MOVD P5.A MOV A.@RO : MOVE THE FIRST 4 HIGH BITS MOVD P5.A MOV A.@RO : MOVE THE FIRST 4 HIGH BITS MOVD P5.A MOV A.@RO : MOVE THE FIRST 4 HIGH BITS MOVD P5.A MOV A.@RO : MOVE THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE MINIMUM VALUE DAC INC RO MOV A.@RO : MOVE THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE MINIMUM VALUE DAC INC RO MOV A.@RO : MOVE THE FIRST 4 LOW BITS MOVD P4.A : AND ENABLE THE 2 BOTTOM DAC LATCHES MOVD P4.A : AND ENABLE THE 2 BOTTOM DAC LATCHES MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P4.A : AND ENABLE THE 2 BOTTOM DAC LATCHES MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 HIGH BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD P7.A : OUT TO THE FIRST 4 LOW BITS MOVD
007E 0030 0081 0032 0083	73C0 39 27 3A 04E7	151 152 153 154 155	MOV A, #OCOH : DISABLE THE LED/DAC IO EXPANDER OUTL P1.A CLR A : ENABLE THE MAIN PROGRAM IO EXPANDER OUTL P2.A UMP MREST
0085 0087 0088 0089 0089 0088 0080 0080	23FF 62 55 1680 0489 65 93	157 158 WAITIT: 159 WAITTM: 150 161 WAITTF: 162 163 WTMR: 164	: SUBROUTINES MOV A,#-1 : WAITIT WAITS FOR 1 TIMER UNIT MOV T.A : WAITIM WAITS FOR # OF UNITS OF TIME STRT T : EQUAL TO THAT IN A .IFF WIMR : WAITIF WAITS FOR TIMER FLAG JMP WAITIF STOP TONT RETR

isis-i Rin The	(M1:5-48709 (- T MOTOR	-41 MACRU ASS	EMBLER, V.J.O PAGE 4
1.00	08.1	LINE	SUIRCE STATEMENT
		165	
		166	; EXTERNAL INTERRUPT ROUTINES
0035	FE	167 SERVE1:	MCV A,R6
0090	43E0	168	CPL A. #OEOH
0097	39	169	OUTL PLAA ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE
0093	99DE	170	ANL P1.#ODFH ; TURN OFF THE PROHIBITION OF DAC REGULATION
		171	
0095	27	172	CLR A
0096	62	173	MOV T.A
0097	55	174	STRT T ; START THE TIMER FROM O
0098	8004	175	MOV 85.#6 : NUMBER OF TIMER OVERFLOWS REFORE A RESTART IS ENTERED
•		176	
0094	FF	177	MON A.RA ; LIPDATE PHASE REGISTERS R7.RA
0098	AF	178	MW 97.4
0090	47	179	SMAP A
009 n	4F	180	IRI A.RA
009F	F7	181	RI A
009F	530F	182	AM A. SOFH
0041	ÅF	183	MOV RALA

		194	
00A2	3F	185	MOVD P7.A ; ENABLE NEXT PHASE TO INPUT TO INTERRUPT
0002	2054	186	MOU DA #_10 + TE AN UNREDEDEED OCCUDE ALLOU 10 DESTADT ATTEMPTS
OV#63	លភ្នំណុ	188	DDA PARALIO 4 DE HUEDROCKOUCED CONTRUO HET DA DE DECHEDO
00A5	93	189	RETR
		190	
0046	FF.	191 SERVE2:	MOV A, RA
0047	4350	192	0RL A, #050H
0029	39	193	OUTL PILA ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE
00AA	99 NF	194	ANL P1, #ODEH ; TURN OFF THE PRCHIBITION OF DAC REGULATION
		195	
00AC	27	196	CLR A
00AD	42	197	MOV T.A
OOAF	55	198	STRT T : START THE TIMER FROM O
COAF	8006	179	MOV R5.#6 ; NUMBER OF TIMER OVERFLOWS BEFORE A RESTART IS ENTERED
		200	
00R1	FF	201	MOV A.RA ; UPDATE PHASE REGISTERS R7.RA
0082	Δ <u>C</u>	202	MNV R7.A
0083	47	203	SNAP A
00R4	4F	204	ORI A.RA
0095	F7	205	RIA
OORA	530F	204	ANI A. #OFH
0083	ΔF	207	MOV RA.A
	1	202	
0089	QС	209	MOVE P7.4 : ENARLE NEXT PHASE TO INPUT TO INTERSHET
		210	
0080	2020	211	ORL P2. 480H : RICORLE THE MAIN PROGRAM IN EXPANDER
00BC	9975	212	ANI PI. 1754 : ENARIE THE LET/DAC IN EXPANDER
AARE	2202	212	MON A HORE : DISARIE THE FIELD DAG LATCHES
	- 200 - 200	210 014	MOUR BE A : AND EMADIE THE MAYTMIM DAR LATENER
0001	77	215	PER A + RECADER THE MENTMENT AND DATEON DAY LATCHES
0007	20	210	rais μ ο ροσμμο, στης στηστορο πουριοστιστιστιστιστιστιστιστιστιστιστιστιστισ
0007	5000 1000	017	MAU 201 4004
0005	50	(1) 210	MOUNTAIN MOUSTLE SECOND & LICL DITC
00004	 ≎⊑	279 210	MOUN 127, A + CHT TA TUE MAYIMIM UNHE TAA
	•, •	1111	to a contraction and a contraction and the contraction of the contract

ISIS-JI RIN THE	(MCS-48/UPT- E MOTOR	-41 Macro As	SEMBLER, V3.0	PAGE	5
1.00	08.3	LINE	SOURCE STATEMENT		
AAA7	+0	000	7NO 00		

. A.A. /	13	2.20	INC RU
0003	FO	221	MOV A, ORO : MOVE THE SECOND 4 LOW BITS
0009	35	222	MOVO P6.A : OUT TO THE MAXIMUM VALUE DAD
00CA	27	223	CLR A : DISABLE THE MAXIMUM DAC LATCHES
0008	30	224	MAVD P5.A
0000	2300	225	MOV A, #OCH ; ENABLE THE MINIMUM DAC LATCHES
3000	30	225	MOVO P4,A
00CF	18	227	INC RO
0000	F0	228	MOV A, ARO ; MOVE THE SECOND 4 HIGH BITS
0001	3F	229	MOVD 97, A : OUT TO THE MINIMUM VALUE DAC
0002	18	2:30	INC RO
0003	F0	231	MOV A. ORO : MOVE THE SECOND 4 LOW BITS
0004	35	232	MOVD P6, A ; OUT TO THE MINIMUM VALLE DAC
0005	2303	233	MOV A, #OSH ; DISABLE THE 2 MINIMUM DAC LATCHES
0007	30	234	MOVE P4, A ; AND ENABLE THE 2 BOTTOM DAG LATCHES
0008	18	235	INC RO
0007	FQ	236	MOV A. ORO : MOVE THE SECOND 4 HIGH BITS
A000	3F	237	MOVD P7.A ; OUT TO THE BOTTOM DAC
OODB	18	233	INC RO
00000	FO	239	MOV A, ORO ; MOVE THE SECOND 4 LOW BITS
OODB	35	240	MOVID P6,A ; OUT TO THE BOTTOM DAC
CODE	27	241	CLR A : DISABLE THE 2 BOTTOM DAC LATCHES
OODE	30	242	MOVD P4,A
00E0	3930	243	ORL P1,#80H ; DISABLE THE LED/DAC IO EXPANDER
0052	9A7F	244	ANL P2, #7FH ; ENABLE THE MAIN PROGRAM TO EXPANDER
		245	
00E4	RB09	246	MOV R3. #LOW DATA1 ; STORE THE LOCATION CONTAINING THE ADDRESS
		247	; OF THE FIRST INTERRUPT ROUTINE IN R3
0056	93	248	RETR

		249	
00F7	23FF	250 MREST:	MOV A.#-18 : START DELAYED FOR 18 (INITS
00E9	1437	251 252	CALL WAITTM
OOER	8910	253 254	ORL P1,#10H ; SWITCH ON THE FIELD TRANSISTOR UNTIL THE FIELD ; CHRRENT REACHES THE VALUE DETERMINED BY THE FIELD DAC
OOFD	OF	255 EON:	MOVIN A.PA ; CHECK ETELIN CHERENT EVEL
OOFF	49	256	MOV R1.A
OOFF	0F	257	MOVD A.P.A : CONFIRM WITH A DELAYED CHECK
0020	52	258	AN A.SI
OOFT	1265	259	IBO MSEN
00F3	04FN	250	IMP FIN
	· · ·	261	and the second
00F5	00	262 MSEN:	MOVE A. P4 : INITIAL POSITION SENSE, SIGNAL IS DUE TO DUE!/D(T)
00FA	2400	753	. MP NPAOF
0100	• •	264	ORG 100H
0100	1206	245 NPACE:	JB0 30BC
0102	720A	266 SOAD:	JB3 SAD : SENSED OD MEANING POSITION A
0104	2410	267	.MP SDO : SENSED BC MEANING POSITION D
0106	3216	268 SOBC:	UB1 SCO : SENSED AR MEANING POSITION C
0103	2410	769	JMP SBO : SENSED DA MEANING POSITION 8
		270	
		271	: DEFINE R7 AS CURRENT PHASE SWITCH, B6 AS NEXT PHASE SWITCH
010A	8F01	272 SAO:	MQV R7, #01H
0100	RE02	273	MOV R6. #02H
010E	7470	274	.MP St

ISIS-II RUN THE	MCS-48/UPI- MOTOR	41 M	ACRO ASS	MBLER, V3.0 PAGE 6
1.00	08,1	LINE	Ś	OURCE STATEMENT
0110 0112 0114 0114 0118 0118 0118 0116 0116	8502 8504 2420 8503 8503 2420 8503 8503 8501	275 276 277 278 279 280 281 282 283 283	580: 500: 500:	MAV R7,#02H MAV R4.#04H JMP 31 MAV R7,#04H MAV R4.#08H JMP S1 MAV R7,#08H MAV R4.#01H * STAGE 1
0120 0122 0123 0125	7304 35 8809 FF	285 286 287 288 288 289 290	s i:	MOV A,#04H : SELECT SENSE INTERRUPT MOVD P5,A MOV R3,#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST INTERRUPT : ADDRESS IN R3 MOV A,R6
0126 0127 0128 0128 0128	3E FF 43E0 39 99DF	291 292 293 294 295 295		MOVE P7.A ; ENABLE NEXT PHASE TO INPUT TO INTERRUPT MOV A.R7 ORL A.#0E0H OUTL P1.A ; TURN OFF THE FIELD AND TURN ON THE SELECTED PHASE ANI_ P1.#0DFH ; TURN OFF THE PROHIBITION OF DAC CURRENT REGULATION
012D 012E 012F 0130	27 62 55 8004	297 298 299 300 301		CLR A MOV T.A STRT T ; START THE TIMER FROM O MOV R5.#6 ; MUMBER OF TIMER OVERFLOWS BERFORE A RESTART IS ENTERED EN T : ENABLE THE EXTERNAL INTERPRIET
0132 0135 0137 0137 0138 0138 0138 0130	463F 1639 2433 ER33 15 45 2449	303 304 305 306 307 308 309 310	WORKL1: MORET1:	UNTI WORKL2 JTF MORETI JMP WORKL1 DUNZ R5.WORKL1 DIS I STOP TONT JMP RESTRT
013F 0141	565A 1645	312 313 313	WORK1_2:	UT1 S2 UTF MORET2
0143 0145 0147 0148 0149 0148 0149 0146 0145 0155 0155 0158	243F FD3F 15 65 2300 39 10 FC C652 04F7 2652 3654 BCF6 04F7	314 315 316 317 320 321 322 323 324 325 324 325 326 327 328 329	MORET2: RESTRT: HERE11: HERE12:	JMP WORKL2 DJNZ R5, WORKL2 DIS J STOP TONT MOV A.#OCOH : TURN OFF THE TRANSISTOR OUTL P1.A INC R4 : IF 10 TRIALS ARE UP THEN STOP TILL TO IS PRESSED AGAIN MOV A.R4 J7 HERE11 J7 HERE11 JMP MREST JNTO HERE11 JTO HERE11 JTO HERE11 JTO HERE11 JTO HERE11 JTO HERE12 MOV R4.#-10 : ALLOW 10 RESTART ATTEMPTS JMP MREST : STAGE 2

ISIS-II	MCS-48/UPI-41	MACRO	ASSEMBLER,	V3.0	PAGE	7
RIM THE	MOTOR					

LOC	0 R.)	LINE	SOURCE STATEMENT
015A	BBOA	330 82: 331 332	MOV R3,#LOW DATA2 ; STORE THE LOCATION CONTAINING THE ADDRESS OF ; THE INTERRUPT ROUTINE THAT CHANGES THE DAC ; LEVELS IN R3
0150 015E 0160 0162 0163	1660 2450 ED50 15 65	333 WORKL3: 334 335 MORET3: 336 337	JTF MORET3 JMP WORKL3 DLNZ R5-WORKL3 DIS I STOP TCNT
0164	2380	338	MOV A, #ROH ; DISABLE THE MAIN PROGRAM IO EXPANDER
0166	34	339	OUTL P2.A
0167	()44 <u>5</u>	340 341	JPP START2
		342	END

•	
,	L_ 6 (f 1
<i>,</i>	C.1411
•	77.462

USER SYMBOLS							
DATA1 0009	DATA2 000A	EXTINT 0003	FON QOED	HERE1 000F	HEREIO 004C	HERE11 0152	HERE12 0154
HERE2 0011	HERE3 0020	HERE4 0022	HERE5 0030	HERES 0032	HERE7 003A	HERE8 003C	HERE9 004A
MORET1 0139	MORET2 0145	MORET3 0160	MREST 00E7	MSEN 00F5	NPAGE 0100	RESET 000B	RESTRT 0149
SOAD 0102	S08C 0106	S1 0120	SZ 015A	SAO 010A	SB0 0110	SC0 0116	S00 011C
SERVE1 008F	SERVE2 00A6	START2 004E	SYSRST 0000	TIMINT 0007	WAITIT 0085	WAITTE 0089	WAITTM 0087
WORKL1 0133	WORKL2 013F	WORKL3 015C	WTMR 008D				

ASSEMBLY COMPLETE, NO ERRORS

-

.

114

)

ASM48 :F1:TSTDEL.MAC DEBUG XREF TITLE("CONSTANT SWITCHING DELAY")

ISTS-IT MCS-48/UPT CONSTANT SWITCHING	-41 Macro As Delay	SEMBLER, V3,0	PAGE	1
1.0C 0BJ	I. INE	SOURCE STATEMENT		
	1 2 3 4	: PROGRAM TO RUN THE : PHASE DETECTION BEE : INITIALLY THE FIELD : IS ALLOWED TO RISE	MOTOR WITH ORE PHASE S TRANSISTOR INTIL IT RE	A FIXED TIME DELAY AFTER NEXT WITCHING IS TURNED ON AND THE FIELD CURRENT ACHES A LEVEL DETERMINED BY THE
	5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 1 22 22 24 5 26 27 28 9 30 31 20 21 22 22 24 5 26 27 28 9 30 31 20	FIFLD DAC VALUE FED WILL ALSO SUBJECT F CURRENT WILL BE KEP BY THE MAXIMUM AND I SWITCHES. EXTERNAL NEXT PHASE WILL BE WAVEFORMS GOING FRO THE TI BUTTON WILL SPECIFIED. TO CHAN DATA SWITCHES APPRO TO RUN THE MOTOR: 1.) ON P73 TO P40. THE THE FIELD DAC VALUE ON P53 TO P40. THE THE VALUE TO BE APP (TOP) COMPARATORS W PRESS TO. 2.) ON P73 TO P40 TH ADDRESSING THE MINIT P40 INDICATE THE VALUE ON P53 TO P40 TH PRESS TI. 3.) ON P73 TO P40 IN BEFORE PHASE SWITCH PRESS TO. 5.) TO CHANGE TO A TO COMPARATORS.	IN ON THE IELD CLIRREN I BETWEEN M INTERNUPTS INTEGRED B M NEGATIVE START THE M SE TO NEW T PRIATELY AN THE TOP SET UTH P73 A BOTTOM SET LIED TO THE UTH P53 AS VDICATE THE NUM VALUE M UNE TO BE A VDICATE THE ING IS TO O THE MOTOR.	INPUT DATA SWITCHES. A RESTART T TO THE SAME RECULATION. PHASE AXIMUM AND MINIMUM LEVELS DETERMINED VALUES FED IN ON THE INPUT DATA TO INDICATE DETECTION OF THE Y ZERO CROSSINGS OF THE SENSE TO POSITIVE POLARITY. PRESSING OTOR WITH THE TIME DELAY ORIGINALLY IME DELAY VALUES SET THE INPUT D ALTERNATELY PRESS TO AND TI. OF INPUT DATA SWITCHES, INDICATE S THE MSB AND P60 AS THE LSB. OF INPUT DATA SWITCHES, INDICATE DAC ADDRESSING THE MAXIMUM VALUE THE MSB AND P40 AS THE LSB. VALUE TO BE APPLIED TO THE DAC IDDLE) COMPARATORS. ON P53 TO PPLIED TO THE DAC ADDRESSING THE DELAY TIME AFTER NEXT PHASE DETECTION CCUR. LAY INDICATE THE DESIRED VALUE AND
	32 33	: ALTERNATELY PRESS T	D AND T1.	
0000	34 35 SYSRST	ORG O : SYSTEM RESET		
0000 040R	36 37	UMP RESET		
0003 0003 FR 0004 R3	33 39 EXTINT 40 41 42	ORG 3 ; External interrupt Mov A.R3 ; Jump to th JMPP @A : is stored	e external At the Addr	INTERRUPT ROUTINE WHOSE LOCATION ESS IN R3
0007	43 43 74 TIMINT	ORG 7 : TIMER INTERPURT		
0007 35 0008 93	45 46 47	DIS TONTI RETR		
0009 97 000 A 84	48 DATA1: 49 DATA2:	DB LOW SERVE1 DB LOW SERVE2		
0008 2380 0000 39 0005 34 0005 2405	50 51 RESET: 52 53 54 HERE1:	MOV A. #80H ; TURN OFF NUTL P1,A : 10 EXPAN NUTL P2,A ; DISABLE T UNTO HERE1	THE TRANST DEP, AND DT HE MAIN PRO	STORS, ENABLE THE INPUT SWITCH SABLE THE LED/DAC IO EXPANDER GRAM IO EXPANDER

CONSTANT SWITCHING	'-41 Marri Ass I Delay	SEMBLER, V3.0 PAGE 2
(OC 08J	LIME	SOURCE STATEMENT
0011 3611 0013 3320 0015 0F 0016 47 0017 AA 0018 05 0019 40	55 HERE2: 56 57 58 59 60 41	JTO HERE2 ; WAIT FOR TO TO BE PRESSED MOV RO.#20H MOVD A.P7 SWAP A MOV R2.A MOVD A.P6 OPL A.P2
0010 4A0 0018 13 0010 00 0010 47 0015 AA 0015 00 0020 4A	62 63 64 65 65 65 65 88	MOV @ROA ; MOVE THE FIELD DAC VALUE INTO LOCATION 20H INC RO MOVD A.P5 SWAP A MOV R2.A MOVD A.P4 ORL A.R7
0021 AQ	69	MOV @RO.A : MOVE THE MAXIMUM DAC VALUE INTO LOCATION 21H
0022 4622 0024 5824 0026 13 0027 0F 0028 47 0029 AA 0029 AA	70 HERE3: 71 HERE4: 72 73 74 75 75 75	UNTI HEREB UTI HEREA : WAIT FOR TI TO BE PRESSED (NC RO MOVD A.P7 SWAP A MOV R2.A YOVD A.P6 (P) A.P6
000 A0 002E 01 002E 01 002E 47 0030 AA 0031 00 0032 4A	78 79 80 81 82 83 84	MOV 280.A : MOVE THE MINIMUM DAC VALUE INTO LOCATION 22H INC RO MOVD A.P5 SNAP A MOV R2.A MOVD A.P4 ORL A.R2
0033 A0 0034 2634	85 86 HERES:	MOV @RO,A ; MOVE THE BOTTOM DAC VALUE INTO LOCATION 23H UNTO HERES
0034 3434 0038 0F 0039 47 0034 AA 0038 0F	87 HERE6: 88 89 90 91	MOVD A.P7 MOVD A.P7 SWAP A MOV R2.A MOVD A.P5
003C 4A 003D A9 003F 0D 003F 47 003F 4A	92 93 94 95 96	ORI, A,R? MOV R1,A : PUT THE 8 HIGH BITS IN R1 MOVD A,P5 SWAP A MOV R2,A
0041 00 0042 44 0043 17	97 98 99	MOVE A,P4 ORL A,R2 : PUT THE 3 LOW BITS IN A INC A : ARD I TO THE 8 LOW INPUT BITS SO THAT AN INPUT O VIELDS
0044 19	100 101 102	; THE SMALLEST TIME DELAY INC R1 : ADD 1 TO THE 8 HIGH INPUT BITS SO THAT AN INPUT O VIELDS
0045-18 0046-60	102 103 104	TNC RO : PUT THE 8 LOW DELAY BITS FOR THE DUNZ DELAY INTO LOCATION
0047 F9 0048 18 0049 A0	105 106 107	MOV A,R1 INC RO ; PUT THE 8 HIGH DELAY BITS FOR THE DUNZ DELAY INTO LOCATION MOV 8R0.A : 254
0046 2340	108 109	MOV A.#40H ; DISABLE THE INPUT SWITCH TO EXPANSES

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 CONSTANT SWITCHING DELAY

PAGE 3

004C 391100JTL P1.4; AND ENARLE THE LED/DOC TO EXCANDER004T 30111MOV 0.5.47DISABLE THE 2 FIGUD 30C LATCHES004F 30112MOV 0.5.4; DISABLE THE 2 FIGUD 30C LATCHES005C 77113CLR 4; DISABLE THE 2 MINIMUM005T 30114MOV 0.4.4; DISABLE THE 2 MINIMUM005T 30115MOV 0.4.470AND 2 BOTTOM DAC LATCHES005T 47113SWAP 4; THE FIELD DAC005T 50117MOVD 74.4; THE FIELD DAC005T 51117MOVD 74.4; THE FIELD DAC005T 52117MOVD 74.4; THE FIELD DAC005T 54118SWAP 4; DISABLE THE 2 FIELD DAC LATCHES005T 55117MOVD 74.4; THE FIELD DAC005T 56123MOV 74.4:DH 2 INSARLE THE 2 FIELD DAC LATCHES005E 60123MOV 74.4:DH 2 INSARLE THE 2 MAXIMUM DAC LATCHES005E 75124MOVD 75.4; AND ENARLE THE 2 MAXIMUM DAC LATCHES005E 75124MOVD 74.4; THE MAILTMIN VALUE DAC005E 75124MOVD 74.4; THE MAILTMIN VALUE DAC005E 75125SWAP A; MOVE THE 4 LICH BITS IN LOCATION 21H OUT TO005E 75124MOVD P5.A; IDSABLE THE 2 MINIMUM DAC LATCHES0055 75123MOVD P5.A; IDSABLE THE 2 MAXIMUM DAC LATCHES0055 75124MOVD P5.A; IDSABLE THE 2 MAXIMUM DAC LATCHES0055 75125MOVD P5.A; IDSABLE THE 2 MAXIMUM DAC LATCHES0055 75126 <t< th=""><th>100</th><th>08.J</th><th>LINE</th><th>SOURCE STATEMENT</th></t<>	100	08.J	LINE	SOURCE STATEMENT
0041 30C111MOV A.40CH : DISABLE THE 2 MAXIMUM TACLATCHES0045 30112MOVD 05,4 : AND ENABLE THE 2 FIELD DAC LATCHES0050 27113CLR A : DISABLE THE 2 MINIMUM0051 32114MOVD 04,4 : AND ENABLE THE 2 MINIMUM0055 35115MOVE A.400 : MOVE THE 4 LOW BITS IN LOCATION 20H OUT TO0055 35115MOVD 04,4 : THE FIELD DAC0055 35117MOVD 04,4 : THE FIELD DAC0055 47118SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 20H OUT TO0057 35119MOVD 07,4 : THE FIELD DAC0058 2303120MOV A.4004 : DISABLE THE 2 FIELD DAC LATCHES0055 60123MOVD 74,4 : THE MARLE THE 2 MAXIMUM DAC LATCHES0055 76123MOVD 4.400 : MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO0057 35124MOVD 74,4 : THE MAXIMUM VALUE DAC0057 35125SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 21H OUT TO0057 35126MOVD 74,6 : THE MAXIMUM VALUE DAC0057 47125SWAP A : MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO0057 35126MOVD 74,6 : THE MAXIMUM VALUE DAC0057 35128MOVD 74,6 : THE MAXIMUM VALUE DAC0057 35129MOVD 74,6 : THE MAXIMUM VALUE DAC0057 35120MOVD 74,6 : THE MAXIMUM VALUE DAC0057 35123MOVD 74,6 : THE MAXIMUM DAC LATCHES0046 30129MOVD 74,6 : HOVE THE 4 LOW BITS IN LOCATION 22H OUT TO0046 50129MOVD 74,6 : HOVE THE 4 LOW BITS IN LOCATION 22H OUT TO0046 31131INC R0<	004C	39	110	OUTL P1.A ; AND ENABLE THE LED/DAC TO EXPANDER
0045 011 MOVD 05.4 AND EVARUE THE 2 FIGLD SAC LATCHES 0050 77 113 CLR A INSARE THE 2 MINIMUM 0051 30 114 MOVD 04.4.2 AND 2 BOTTOM DAC LATCHES 0057 8820 115 MOV 0.4204 BUTTOM DAC LATCHES 0057 8820 115 MOV 0.4204 BUTTOM DAC LATCHES 00554 F0 115 MOV 0.4204 BUTTOM DAC LATCHES 00554 F0 115 MOV 0.4404 FILE 2 MINIMUM DAC LATCHES 00557 SF 119 MOVD P5.4 FILE 2 FIELD DAC DOCATION 20H OUT TO 0057 F1 SWAP A MOVE THE 4 LOW BITS IN LOCATION 20H OUT TO DOS7 0057 F0 123 MOV A400 + MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO DOS7 0057 F0 123 MOV A400 + MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO DOS7 0057 F1 SWAP A MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO DOS7 0057 F1 SWAP A MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO <	<u>()()</u> 4N	2300	111	MOV A. #OCH ; DISABLE THE 2 MAXIMUM DAC LATCHES
IADD 27113CLR A; [I)SARLE THE 2 MINIMUM0051 3C114MOV DP4.A, ; AND 2 ROTTOM DAC LATCHES0055 R820115MOV DP4.A, ; AND 2 ROTTOM DAC LATCHES0055 SF117MOVD P4.A, ; THE FIELD DAC0055 3F117MOVD P4.A, ; THE FIELD DAC0055 3F117MOVD P4.A, ; THE FIELD DAC0056 47118SWAP A0057 3F119MOVD P5.A, ; THE FIELD DAC0058 230310MOV A, 4004 ; DISARLE THE 2 FIELD DAC LATCHES0058 3D11MOV P5.A, ; AND ENABLE THE 2 MAXIMUM DAC LATCHES0058 18122INC SO0055 7123MOV A, 4004 ; DISARLE THE 2 MAXIMUM DAC LATCHES0055 81124MOV P5.A, ; THE MAXIMUM VALUE DAC0055 7123MOV A, 4004 ; DISARLE THE 2 MAXIMUM DAC LATCHES0055 85124MOVD P5.A, ; DISARLE THE 2 MAXIMUM DAC LATCHES0056 77127CLR A0057 3513ILC RO0046 77127CLR A0046 77127CLR A0045 13110046 7313111 INC RO0045 431320045 1313111 INC RO0045 35135133INC RO0045 347134034 47134034 47134035 351351000 P4.A ; THE MINIMA VALUE DAC0353 47134034 471340364 471340364 47134037MOVD P4.A ;	004F	30	112	MOVD PS, A ; AND ENABLE THE 2 FIELD DAC LATCHES
005132114MOVU P4,4FANU 2 JUNITUM DAL LATCHES0057R520115MOV R0.420H005855116MOV R0.420H005555117MOVU P6.4THE FIELD DAC005535119MOVU P7.4THE FIELD DAC005735119MOVU P.4.40 HBITS IN LOCATION 20H OUT TO005735119MOVU P7.4THE FIELD DAC00582303120MOVU A.4004 HDISARE THE 2 FIELD DAC LATCHES005838121MOVU P5.4SUBJECTIVE Z FIELD DAC LATCHES0059123MOVU A.4000 HDISARE THE 2 ANIMUM DAC LATCHES0059123MOVU A.4000 HMOVE THE 4 LOW BITS IN LOCATION 21H OUT TO0057123MOVU P.4.40 HHIGH BITS IN LOCATION 21H OUT TO005735124MOVU P5.4THE MAXIMUM VALUE DAC005737127CLR A0057128MOVU P5.4THE MAXIMUM VALUE DAC005737128MOVU P5.4THE MAXIMUM VALUE DAC0057127CLR AINDER FIELE THE 2 MINIMUM DAC LATCHES004630128MOVU P5.4THE MINIMA VALUE DAC0046131INC R0MOVE THE 4 LOW BITS IN LOCATION 22H OUT TO0057133HOVD P5.4THE MINIMA VALUE DAC0046130128MOV P5.4THE MINIMA VALUE DAC0046131INC R0MOV P5.4THE MINIMA VALUE DAC0057132MOV P5.4THE MINI	(3054)	21	113	CLR A ; IUSABLE THE 2 MINIMUM
LDDPSZ0113PLV MURAUM VALVED 4.4 K0 : MOVE THE 4 LOW BITS IN LOCATION 20H OUT TO0055 45117MOVD 65.4 : THE FIELD DAC0055 47118SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 20H OUT TO0057 35119MOVD 75.4 : THE FIELD DAC0058 47118SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 20H OUT TO0057 36119MOVD 75.4 : AND EWARLE THE 2 FIELD DAC LATCHES0058 10120MOV A.4800 : MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO0057 56123MOVD P5.4 : THE MAXIMUM VALUE DAC0058 18122TNC R00057 57124MOVD P5.4 : THE MAXIMUM VALUE DAC0057 57125SWAP A : MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO0057 57126MOVD P5.4 : THE MAXIMUM VALUE DAC0057 58126MOVD P5.4 : THE MAXIMUM VALUE DAC0057 59127CLR A0057 77127CLR A0057 78128MOVD P5.4 : THE MAXIMUM VALUE DAC0057 79127CLR A0057 70127CLR A0057 131311000 771100057 230C1290057 230C1290057 35131110 R00058 47123MOV A.480 : MOVE THE 4 LOW BITS IN LOCATION 22H OUT TO0058 47124SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0058 47125MOV A.4801 : DISABLE THE 2 MINIMUM DAC LATCHES0046 30126MOV P.4.4 : AND ENABLE THE 2 SUTION DAC LATCHES <td>0051</td> <td>30</td> <td>114</td> <td>MUVU P4,A ; ANU Z MULLUM DAL LATCHES</td>	0051	30	114	MUVU P4,A ; ANU Z MULLUM DAL LATCHES
1002110 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 10000 10000 10000 10000 10000 100000 100000 1000000 10000000 10000000000000 $1000000000000000000000000000000000000$	0057	P6/20	110	(11)Y KU-1420H Mau a 300 / Maus Tus a lau dite in lapation ord ant to
005347113SUAP A: MOVE THE A HIGH BITS IN LOCATION 20H OUT TO005735119MOVD P7,A ; THE FIELD DAC00582303120MOV A H034 ; DISABLE THE 2 FIELD DAC LATCHES0058121MOVD P5,A ; AND ENABLE THE 2 MAXIMUM DAC LATCHES0059121MOVD P5,A ; AND ENABLE THE 2 MAXIMUM DAC LATCHES0050122TMC R000505612300507124005757124005758124005757125005812400571270057127005712700571270058128004077127CLR A004112700521290042127005212700511311001270052131131INC R00045132133MOVD P4.A ; ENABLE THE 2 MINIMUM DAC LATCHES0045132133MOVD P4.A ; THE MINIMUM VALUE DAC0045132134MOVD P7.A ; THE MINIMUM VALUE DAC0045135135MOVD P7.A ; THE MINIMUM VALUE DAC00462303134MOVD P7.A ; THE MINIMUM VALUE DAC0046230135MOVD P7.A ; THE MINIMUM VALUE DAC0046230135MOVD P7.A ; THE MINIMUM VALUE DAC0046231134 <td< td=""><td>0055</td><td>35</td><td>117</td><td>MOVE PALA : THE FIELD BAC</td></td<>	0055	35	117	MOVE PALA : THE FIELD BAC
0057 3F116MOVD P7, A ; THE FIELD DAC0058 2203120MIV A.#02H ; DISABLE THE 2 FIELD DAC LATCHES0058 2303120MIV A.#02H ; DISABLE THE 2 FAILD DAC LATCHES0058 13122TNC R00057 50123MOV A.#02H ; DISABLE THE 2 MAXIMUM DAC LATCHES0058 13122TNC R00057 51124MIVD P5,A ; THE MAXIMUM VALUE DAC0057 52124MIVD P5,A ; THE MAXIMUM VALUE DAC0056 47127CLR A0057 35126MOVD P7,A ; THE MAXIMUM VALUE DAC0060 77127CLR A0061 30128MIVD P5,A ; DISABLE THE 2 MAXIMUM DAC LATCHES0064 301301780064 31131INC R00065 35133100 P4,A ; ENARLE THE 2 MINIMUM DAC LATCHES0064 37131INC R00064 37133MIVD P4,A ; ENARLE THE 4 HOH BITS IN LOCATION 22H OUT TO0067 35133MIVD P4,A ; HE MINIMUM VALUE DAC0068 47134SUAP A ; MOVE THE 4 HOH BITS IN LOCATION 22H OUT TO0069 35135MIVD P4,A ; HE A HOH BITS IN LOCATION 22H OUT TO0069 36139MIVD P4,A ; AND ENABLE THE 2 SUTTION DAC LATCHES0040 18138INC R00046 36139MIVD P4,A ; THE BOTTOM DAC0047 37141SUAP A ; MOVE THE 4 HOH BITS IN LOCATION 23H OUT TO0046 37141SUAP A ; MOVE THE 4 HOH BITS IN LOCATION 23H OUT TO0046 36139MIVD P4,A ; DISABLE THE 2 BOTTOM DAC LATCHES0047 37141SUAP	0054	47	118	SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 20H OUT TO
9058 2303 120 MOVD PS:A I BISABLETHE 2 FIELD DAG LATCHES 0058 30 121 MOVD PS:A I AND ENABLE THE 2 MAXIMUM DAG LATCHES 0058 13 122 TNC R0 MOVE THE 4 LOW RITS IN LOCATION 21H OUT TO 0057 F5 124 MOVD PS:A I HE MAXIMUM VALUE DAC OCATION 21H OUT TO 0057 F5 124 MOVD PS:A I HE MAXIMUM VALUE DAC OCATION 21H OUT TO 0058 F7 125 SHAP A I MOVE THE 4 HIGH BITS IN LOCATION 21H OUT TO 0057 F7 127 CLR A I MOVD PS:A ; DISABLE THE 2 MAXIMUM DAC LATCHES 0040 71 127 CLR A I MOVD PS:A ; ENARLE THE 2 MINIMUM DAC LATCHES 00463 131 INC RO MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO 0064 31 00454 131 INC RO MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO 0065 00457 131 INC RO MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO 0066 00457 133 MOVD P4:A ;	0057	3F	119	MOVD P7,A ; THE FIELD DAC
005A 30121MOVD P5.A : AND ENABLE THE 2 MAXIMUM DAC LATCHES005B 13122INC R0005C F0123MOV A. &R0 : MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO005D 35124MOVD P5.A : THE MAXIMUM VALUE DAC005E 47125SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 21H OUT TO005F 51126MOVD P7.A : THE MAXIMUM VALUE DAC006C 77127CLR A0061 30128MOVD P5.A : DISABLE THE 2 MAXIMUM DAC LATCHES0064 30130128MOVD P4.A : ENARLE THE 2 MAXIMUM DAC LATCHES0064 31131INC R00064 321331310066 43133MOVD P7.A : THE MINIMUM VALUE DAC0066 431331310066 56132MOVD P7.A : THE MINIMUM VALUE DAC0067 35133MOVD P7.A : THE MINIMUM VALUE DAC0068 47134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0067 35133MOVD P7.A : THE MINIMUM VALUE DAC0067 35134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0067 35137MOVD P7.A : THE MINIMUM DAC LATCHES0046 30137MOVD P7.A : THE MOTION DAC0047 35140MOVD P7.A : THE MOTION DAC0046 36137MOVD P7.A : THE MOTION DAC0047 37144SMAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0046 37138INC R00047 37149MOVD P7.A : THE BOTTOM DAC0047 37149MOVD P7.A : THE MOTION DAC0047 37140M	0058	2303	120	MOV A. #OCH : DISABLE THE 2 FIELD DAG LATCHES
005813122INC S00050CFO123MOV A.@RO : MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO005025124MOVD P5.A : THE MAXIMUM VALUE DAC005755126MOVD P7.A : THE MAXIMUM VALUE DAC006077127CLR A0061128MOVD P5.A : DISABLE THE 2 MAXIMUM DAC LATCHES006427127CLR A006427127CLR A006427127CLR A006427129MOV A.#OCH006437130NOVD P5.A : DISABLE THE 2 MAXIMUM DAC LATCHES006437130NOVD P4.A : ENARLE THE 2 MINIMUM DAC LATCHES006437131INC RO006435133MOVD P4.A : THE MINIMUM VALUE DAC0065132MOV P4.A : THE MINIMUM VALUE DAC00642303134MOVD P4.A : THE MINIMUM VALUE DAC00642303135MOVD P4.A : AND ENABLE THE 2 MINIMUM DAC LATCHES006438137MOVD P4.A : AND ENABLE THE 2 MINIMUM DAC LATCHES006438137MOVD P4.A : AND ENABLE THE 2 MINIMUM DAC LATCHES006418138INC RO006519MOV A.#RO : MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO00661919MOV A.#RO : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO006714MOV D.#A : AND ENABLE THE 2 ROTTOM DAC LATCHES0068137MOV D.#A : AND ENABLE THE 2 ROTTOM DAC LATCHES0069140MOVD P6.A : THE	005A	38	121	MOVD P5, A ; AND ENABLE THE 2 MAXIMUM DAC LATCHES
0050FO123MOVA. & MOVETHE4 LinkFITSIN LOCATION21HOUTTO005035124MOVDP5.4:THE MAXIMUM VALUE DAC005E410101010005535126MOVDP5.4:THE MAXIMUM VALUE DAC006021H01TTO006077127CLRAMOVDP5.4:DISABLE THE 2MAXIMUM PAC LATCHES006120128MOVDP5.4:DISABLE THE 2MAXIMUM DAC LATCHES0062230C129MOVDP4.4:ENARLE THE 2MINIMUM DAC LATCHES006436130MOVDP4.4:ENARLE THE 2MINIMUM DAC LATCHES006437131INC ROMOVDP4.4:HANDING DAC LATCHES0065132MOVDP4.4:HOVE THE 4HIGH BITSIN LOCATION 22H OUT TO005735133MOVD P4.4:THE MINIMUM VALUE DACOUT TO006736134SWAP A:THE MINIMUM VALUE DACOUT TO005935135MOVD P4.4:THE MINIMUM PAC LATCHESOUT TO0063136MOVD P4.4:THE MINIMUM PAC LATCHESOUT TO00642303136MOVD P4.4:THE MINIMUM PAC LATCHES0064137MOVD P4.4:THE MINIMUM PAC LATCHES0065139MOV A.&OOP6.4: <td>0058</td> <td>18</td> <td>122</td> <td>INC RO</td>	0058	18	122	INC RO
00513c124MONI PS.A : THE MAXIMUM VALUE JAC0055 3F126MOVD PT.A : THE MAXIMUM VALUE JAC0066 77127CLR A0061 3D128MOVD P5.A : DISABLE THE 2 MAXIMUM PAC LATCHES0064 3C130MOVD P4.A : ENARLE THE 2 MINIMUM PAC LATCHES0064 3C130MOVD P4.A : ENARLE THE 2 MINIMUM PAC LATCHES0064 3C130MOVD P4.A : ENARLE THE 2 MINIMUM PAC LATCHES0064 3C130MOVD P4.A : ENARLE THE 2 MINIMUM PAC LATCHES0064 5C132MOVD P4.A : ENARLE THE 2 MINIMUM PAC LATCHES0065 18131INC R00066 6D132MOVD P4.A : THE MINIMUM VALUE DAC0067 3E133MOVD P4.A : THE MINIMUM VALUE DAC0068 47134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0067 3E135MOVD P4.A : THE MINIMUM VALUE DAC0068 47134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0067 3F135MOVD P4.A : AND ENABLE THE 2 BOTTOM DAC LATCHES0066 3C137MOVD P4.A : AND ENABLE THE 2 BOTTOM DAC LATCHES0067 3F140MOVD P4.A : THE BOTTOM DAC0067 3F141SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0067 3F142MOVD P5.A : THE BOTTOM DAC0071 3F142MOVD P4.A : DISABLE THE 2 ROTTOM DAC LATCHES0072 27143CLR A0073 3C144MOVD P4.A : DISABLE THE LED/DAC IO EXPANDER0077 47141SWAP A : INSABLE THE LED/DAC IO EXPANDER0077 3A144MOVP P4.A : DISABLE THE	0050	F0	123	MOV A, ORO ; MOVE THE 4 LOW BITS IN LOCATION 21H OUT TO
005E4713SHAP H3 MOVE THE & HIGH BITS IN LOCATION 21H UNIT TO005F126MOVD P5.A ; THE MAXIMUM VALUE DAC0060127CLR A0061128MOVD P5.A ; DISABLE THE 2 MAXIMUM DAC LATCHES0062230C129MOV A. & CO00643C130MOVD P4.A ; ENARLE THE 2 MINIMUM DAC LATCHES0064131INC RO00643C130MOV A. & CO0065132MOV A. & CO0066132MOV A. & CO006735133INC RO006847134SHAP A ; MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO006736132MOVD P6.A ; THE MINIMUM VALUE DAC006837134SHAP A ; AND ENABLE THE 2 MINIMUM DAC LATCHES00642003136MIV A. #03H ; DISABLE THE 2 MINIMUM DAC LATCHES0064203136MIV A. #03H ; DISABLE THE 2 MINIMUM DAC LATCHES0064303136MIV A., & RO ; MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO0065137MIVD P4.A ; AND ENABLE THE 2 BOTTOM DAC LATCHES0066138138TNC RO0067251140MOVD P6.A ; THE BOTTOM DAC007047141SHAP A ; MIVE THE 4 HIGH BITS IN LOCATION 23H OUT TO007135142MOVD P7.A ; THE BOTTOM DAC007227143CLR A007330144MOVD P7.A ; DISABLE THE 2 ROTION DAC LATCHES00742300145MOVD A. #0CH077<	0050	A 7	124	MUVIE PARA : THE MAXIMUM VALUE LIAU
004077127CLR A0061120128MOVD P5.A ; DISABLE THE 2 MAXIMUM DAC LATCHES0062129MOVD P5.A ; ENABLE THE 2 MAXIMUM DAC LATCHES0064130130NOVD P4.A ; ENABLE THE 2 MINIMUM DAC LATCHES0064131INC R00064132MOVD P6.A ; THE MINIMUM VALUE DAC0065133MOVD P6.A ; THE MINIMUM VALUE DAC0064134SMAP A ; MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0067135MOVD P6.A ; THE MINIMUM VALUE DAC0068203136MOVD P7.A ; THE MINIMUM VALUE DAC00693F135MOVD P7.A ; THE MINIMUM VALUE DAC0064203136MIV A.#03H ; DISABLE THE 2 BOTTOM DAC LATCHES006018138INC R00064200137MUVD P4.A ; AND ENABLE THE 2 BOTTOM DAC LATCHES006618138INC R0006718138INC R00066199MOV A.#800 ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0067141SMAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO00713F142MOVD P7.A ; THE BOTTOM DAC007227143CLR A007320144MOVP P4.A ; DISABLE THE 2 ROTTOM DAC LATCHES007423C0145MOVD P4.A ; DISABLE THE 2 ROTTOM DAC LATCHES007727143CLR A0078341480079149HERE7: JNTI HERE7007837148007914	00.55	47 95	173	
0061 3D128MOVD P5.A ; DISABLE THE 2 MAXIMUM DAC LATCHES0062 230C129MOVD P4.A ; ENABLE THE 2 MINIMUM DAC LATCHES0064 3C130MOVD P4.A ; ENABLE THE 2 MINIMUM DAC LATCHES0065 13131INC R00066 F0132MOV A , & OCH0067 3E133MOVD P4.A ; THE MINIMUM VALUE DAC0068 47134SMAP A : MOVE THE 4 HOH BITS IN LOCATION 22H OUT TO0067 3F135MOVD P7.A ; THE MINIMUM VALUE DAC0068 47136MOVD P7.A ; THE MINIMUM VALUE DAC0069 3F135MOVD P7.A ; THE MINIMUM VALUE DAC0064 2303136MOV A +03H : DISABLE THE 2 MINIMUM DAC LATCHES0064 3C137MOVD P4.A ; AND ENABLE THE 2 SOTTOM DAC LATCHES0064 3C138INC R00065 F0139MOV A , & ON F THE A LOW BITS IN LOCATION 23H OUT TO0067 3F140MOVD P7.A ; THE BOTTOM DAC0067 3F141SMAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0067 3F142MOVD P7.A ; THE BOTTOM DAC0071 3F142MOVD P7.A ; THE BOTTOM DAC0072 27143CLR A0073 3C144MOVD P4.A ; DISABLE THE 2 ROTTOM DAC LATCHES0074 23C0145MOV A. #OCH0075 3A146OUTL P1.A ; DISABLE THE LED/DAC 10 EXPANDER0077 27147CLR A0078 547F150KERES ; JT1 HERES ; WAIT FOR TI TO BE PRESSED0079 6479149HERE7 ; JNT1 HERES ; MAIT FOR TI TO BE PRESSED0070 754151MOV A. #OAH	00.0	.)r 27	127	CLD V CLD V
0062230C129MOV A.#0CH00643C130MOVD P4.A ; ENARLE THE 2 MINIMUM DAC LATCHES0065131INC R00065132MOVD A.#ROP : MOVE THE 4 LOW RITS IN LOCATION 22H OUT TO0065133MOVD P6.A ; THE MINIMUM VALUE DAC0064351330065134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO006435134006435MOVD P7.A ; THE MINIMUM VALUE DAC00642303136006436MOVD P4.A ; AND ENABLE THE 2 MINIMUM DAC LATCHES006436MOVD P4.A ; AND ENABLE THE 2 SOTTOM DAC LATCHES0065137MOVD P4.A ; AND ENABLE THE 2 SOTTOM DAC LATCHES0066138138TINC R0006735140MOVD P6.A ; THE BOTTOM DAC006736141SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO007137141SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO007227143CLR A00733C144MOUD P7.A ; THE BOTTOM DAC00742300145MOV A.#OCH007537146OUTL P1.A ; DISABLE THE LED/DAC ID EXPANDER00794679149HERE7: JNTI HERE7007854MOV A.#ACOH00794679149007952START2: MOV R3.#LOW ONLY 10 ATTEMPTS TO START THE MOTOR0076869151007772147007855007915	0061	30	128	MOVIN P5.4 : DISARLE THE 2 MAYIMUM DAY LATCHES
0064 3C130MOVD P4,A : ENARLE THE 2 MINIMUM DAC LATCHES0045 13131INC R00045 13131INC R00045 73132MOV A, @R0 : MOVE THE 4 LOW BITS IN LOCATION 22H OUT TO0047 35133MOVD P4,A : THE MINIMUM VALUE DAC0048 47134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0048 2303136MOVD P7.A ; THE MINIMUM VALUE DAC0046 2303136MOVD P4,A : AND ENABLE THE 2 SOTION DAC LATCHES0046 3C137MOVD P4,A : AND ENABLE THE 2 SOTION DAC LATCHES0046 3C137MOVD P4,A : AND ENABLE THE 2 SOTION DAC LATCHES0046 3C137MOVD P6,A : THE BOTTOM DAC0047 35140MOVD P6,A : THE BOTTOM DAC0047 35140MOVD P6,A : THE BOTTOM DAC0047 35140MOVD P6,A : THE BOTTOM DAC0047 36141SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0047 37141SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0071 37142MOVD P4,A : DISABLE THE 2 ROTTOM DAC LATCHES0072 27143CLR A0073 3C144MOVD P4,A : DISABLE THE LED/DAC IO EXPANDER0077 37147CLR A0078 3A148OUTL P2,A : ENABLE THE MAIN PROGRAM IO EXPANDER0079 4679149 HEREF: JNTI HEREFJNTI HEREF0077 85477149 HEREF: JNTI HEREF THE TI TO BE PRESSED0078 54778150 HEREFSJUT P2,A : SELECT SENSE IN EDARDER0079 757151MOV A, 400H0071 754154MOV A	0067	2300	129	MOV A. #OCH
004513131INC R00046FO132MOV A, ERO : MOVE THE 4 LOW RITS IN LOCATION 22H OUT TO004735133MOVD P6, A : THE MINIMUM VALUE DAC004847134SHAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO004935135MOVD P7, A : THE MINIMUM VALUE DAC00462303136MOVD P7, A : THE MINIMUM VALUE DAC00462303136MOVD P4, A : AND ENABLE THE 2 BOTTOM DAC LATCHES0046230137MOVD P4, A : AND ENABLE THE 2 SOTTOM DAC LATCHES004618138TNC R0004575140MOVD P6, A : THE BOTTOM DAC0046255140MOVD P6, A : THE BOTTOM DAC0047141SHAP A : MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO007037141007136142007227714300733C14400742300075145007639146OUTL P1, A : DISABLE THE LED/DAC IO EXPANDER0079457900794579007854, HERES : JTI HERES : JTI HERES : JTI HERES :00794579149HERES : JTI HERES : WAIT FOR TI TO BE PRESSED00794579149HERES : JTI HERES :00701500077150007854007915207771470781510791520778150<	0064	30	130	MOVD P4, A ; ENABLE THE 2 MINIMUM DAC LATCHES
0046 F0132MOV A, &RO : MOVE THE 4 LOW BITS IN LOCATION 22H OUT TO0045 35133MOVD P6.4 ; THE MINIMUM VALUE DAC0048 47134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0049 35135MOVD P7.4 ; THE MINIMUM VALUE DAC0040 30136MOV A.#03H ; DISABLE THE 2 MINIMUM DAC LATCHES0040 30137MOVD P4.4 ; AND ENABLE THE 2 BOTTOM DAC LATCHES0041 18138INC RO0045 35140MOVD P6.4 ; THE BOTTOM DAC0047 35140MOVD P6.4 ; THE BOTTOM DAC0047 35140MOVD P7.4 ; THE BOTTOM DAC0047 35142MOVD P7.4 ; THE BOTTOM DAC0071 35142MOVD P7.4 ; THE BOTTOM DAC0072 27143CLR A0073 3C144MOVT P4.A ; DISABLE THE 2 BOTTOM DAC LATCHES0074 39144MOVT P4.A ; DISABLE THE LED/DAC IO EXPANDER0077 27147CLR A0078 3A148OUTL P1.A ; DISABLE THE MAIN PROGRAM IO EXPANDER0079 4679149 HERE7; JNTI HERE7JNTI HERE70078 567R150 HERE8; JTI HERE3 ; WAIT FOR TI TO BE PRESSED0070 R567R150 HERE8; JTI HERE7 ; MOV R3.#LOW ONLY 10 ATTEMPTS TO START THE MOTOR0075 R809152 START7:MOV R3.#LOW DATA1 ; STORE THE LOCATION CONTAINING THE FIRST153MOV A.#04HMOV A.#04H0083 35154MOV A.#04H	0045	18	131	INC RO
0057 35:133MUVD P6.A : THE MINIMUM VALUE DAC.0068 47134SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 22H OUT TO0069 35:135MOVD P7.A : THE MINIMUM VALUE DAC.0064 2303136MOV A.#03H : DISABLE THE 2 MINIMUM DAC LATCHES0067 36:137MUVD P4.A : AND ENABLE THE 2 SOTTOM DAC LATCHES0068 47141SWAP A : MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO0067 47141SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0071 35:142MOVD P4.A : THE BOTTOM DAC0072 27143CLR A0073 3C144MOVD P4.A : DISABLE THE 2 BOTTOM DAC LATCHES0077 27143CLR A0078 3A146OUTL P1.A : DISABLE THE LED/DAC IO EXPANDER0079 4679149HERET: JNT HERET0077 857150HERES: JTH HERET0078 547150HERES: JTH HERET0079 4679149HERET: JNT HERET0077 860151MOV R4.#-10 : ALLOW ONLY 10 ATTEMPTS TO START THE MOTOR0077 8780152START7:0077 879152START7: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST0077 879152MOV A.#04H0078 374154MOV A.#04H0077 874155MOV A.#04H	0066	FO	132	MOV A, ORO : MOVE THE 4 LOW BITS IN LOCATION 22H OUT TO
0068 47 134 SMAP A: MOVE THE 4 HIGH BUS IN LOCATION 22H OUT TO 0069 $3F$ 135 MOVD P7.A ; THE MINIMUM VALUE DAC $006A$ 2303 136 MOV A.403H ; DISABLE THE 2 MINIMUM DAC LATCHES $006A$ 2303 136 MOV A.403H ; DISABLE THE 2 SOTION DAC STOLES 0060 18 138 INC RO 0067 18 138 INC RO 0067 141 SWAP A; THE ROTION DAC 0070 47 141 SWAP A 0071 $3F$ 142 0072 27 143 0073 $3C$ 144 0073 $3C$ 144 0074 2300 077 27 145 mOV A.40COH 0076 39 146 $0UTL$ P1.A ; DISABLE THE 2 ROTION DAC LATCHES 0077 27 147 CLR A 0073 $3A$ 148 $0UTL$ P1.A ; DISABLE THE LED/DAC TO EXPANDER 0077 27 147 CLR A 0073 $3A$ 148 $0UTL$ P2.A ; ENARLE THE MAIN PROGRAM TO EXPANDER 0077 479 149 HERE7: 0078 $567R$ 150 HERE8 ; WAIT FOR T1 TO BE PRESSED 0076 151 0077 874 148 $0UTL$ P2.A ; ENARLE THE LOCATION CONTAINING THE FIRST 153 007 077 149 078 151 077 162 078	0057		133	MUVO PAJA ; THE MINIMUM VALUE DAD
00642303133HOW P7.4 ; THE HOURD VALUE OFF.00642303136MOV A.#03H ; DISABLE THE 2 MINIMUM CAC LATCHES006637MOV P4.4 ; AND ENABLE THE 2 BOTTOM CAC LATCHES006718138INC RO0067199MOV A.@RO ; MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO0067141SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO007047141SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO00713F142MOVD P7.A ; THE BOTTOM DAC007227143CLR A00733C144MOVD P4.A ; DISABLE THE 2 ROTTOM DAC LATCHES007423C0145MOV A.#OCOH007639146OUTL P1.A ; DISABLE THE LED/DAC TO EXPANDER007727147CLR A00733A148OUTL P2.A ; ENABLE THE MAIN PROGRAM TO EXPANDER007727147CLR A00785A7R150HERES: JITT HERES ; WAIT FOR TI TO BE PRESSED0079657151MOV R4.#-10 ; ALLOW ONLY TO ATTEMPTS TO START THE MOTOR0075RB09152START7:0077RB09152START7:00812304154MOV A.#004H00833E155	0058	4/ 20	134	SWAP A ; MUVE THE 4 HIGH BLIS IN LILIATION 22H (SIL () MOUD DT A : THE MINIMUM DALUE DAG
00AC 3C 130 $10V P 4, A$ 1	0040	20202	1-5-3 1-24	MUVU CARA E INC. MUNIMUR VALUE UAU MOU A HOPU - DICADE E TUE O MINIMUR PAR LATOUCA
004018138INC R0 $006F$ 139MOV A, &RO ; MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO $006F$ 140MOVD P6,A ; THE ROTTOM DAC 0070 47141 0070 47141 0070 77141 0070 77141 0070 77 142 MOVD P7,A ; THE BOTTOM DAC 0072 27 143 CLR A 0072 27 143 CLR A 0072 27 144 MOVD P4,A ; DISABLE THE 2 ROTTOM DAC LATCHES 0074 23C0 145 MOV A, #OCOH 0076 145 0074 23C0 146 OUTL P1,A ; DISABLE THE LED/DAC IO EXPANDER 0075 23A 0073 246 0077 147 011 P2,A ; ENARLE THE MAIN PROGRAM IO EXPANDER 0079 4679 149 HERE7: 0071 150 0072 151 0074 151 0075 151 0076 151 0077 152 0078 152 0078 154 0079 154 0070 154 0071 154 0070 154 0070 154 0070 154 0071 154 0071 154 0072 154 0073 154 0074 154 0075 0076 154 0076 0776	2400	30	137	MIVE 24.A : AND ENABLE THE 2 BOTTOM MACH STORES
OOSE FO139MOV A, &RO ; MOVE THE 4 LOW BITS IN LOCATION 23H OUT TOOOSE 3E140MOVD P6,A ; THE ROTTOM DACOOT0 47141SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TOOOT1 3F142MOVD P7,A ; THE BOTTOM DACOOT2 27143CLR AOOT3 3C144MOVD P4,A ; DISABLE THE 2 ROTTOM DAC LATCHESOOT4 23C0145MOV A, #OCOHOOT6 39146OUTL P1,A ; DISABLE THE LED/DAC IO EXPANDEROOT7 27147CLR AOOT8 3A148OUTL P2,A ; ENARLE THE MAIN PROGRAM IO EXPANDEROOT9 4679149HERE7: JNT1 HERE7OOT8 5A7R150HERE8: JT1 HERE3 ; WAIT FOR TI TO BE PRESSEDOOT9 RC56151MOV R4,#-10 ; ALOW ONLY 10 ATTEMPTS TO START THE MOTOROOTF RD9152START2: MOV R3,#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST153MOV A, #OAHMOV A, #OAHOOR1 2304154MOV A, #OAH	0040	18	138	INC RO
006F 3E140MOVD P6.A ; THE ROTTOM GAC0070 47141SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO0071 3F142MOVD P7.A ; THE BOTTOM DAC0072 27143CLR A0073 3C144MOVD P4.A ; DISABLE THE 2 ROTTOM DAC LATCHES0074 23C0145MOV A, #OCOH0076 39146OUTL P1.A ; DISABLE THE LED/DAC IO EXPANDER0077 27147CLR A0078 3A148OUTL P2.A ; ENARLE THE MAIN PROGRAM IO EXPANDER0079 4679149HERE7: JNT1 HERE70078 5A7R150HERE8: JT1 HERE3 ; WAIT FOR TI TO BE PRESSED0070 RC56151MOV R4.#-10 ; ALOW ONLY 10 ATTEMPTS TO START THE MOTOR0075 RB09152START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST153MOV A, #04H0083 3E155MOVD P6.A : SELECT SENSE INTERPIST	006F	FÒ	139	MOV A, ORO ; MOVE THE 4 LOW BITS IN LOCATION 23H OUT TO
007047141SWAP A: MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO00713F142MOVD P7.A : THE BOTTOM DAC007227143CLR A00733C144MOVD P4.A : DISABLE THE 2 ROTTOM DAC LATCHES007423C0145MOV A. #OCOH007639146OUTL P1.A : DISABLE THE LED/DAC IO EXPANDER007727147CLR A00783A148OUTL P2.A : ENABLE THE MAIN PROGRAM IO EXPANDER00794679149HERE7: JNT1 HERE700785A7R150HERE8: JT1 HERE3 : WAIT FOR TI TO BE PRESSED0070RCF6151MOV R4.#-10 : ALLOW ONLY 10 ATTEMPTS TO START THE MOTOR0075RB09152START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST153154MOV A. #04H00833E155	006F	3E	140	MOVO P6,A ; THE ROTTOM DAC
0071 3F142MOVD P7.A : THE BOTTOM DAC0072 27143CLR A0073 3C144MOVD P4.A : DISABLE THE 2 ROTTOM DAC LATCHES0074 23C0145MOV A. #OCOH0076 39146OUTL P1.A : DISABLE THE LED/DAC TO EXPANDER0077 27147CLR A0078 3A148OUTL P2.A : ENABLE THE MAIN PROGRAM TO EXPANDER0079 4679149HERE7: JNT1 HERE70078 5A7R150HERE8: JT1 HERE3 : WAIT FOR TI TO BE PRESSED0070 RC56151MOV R4.#-10 : ALLOW ONLY TO ATTEMPTS TO START THE MOTOR0075 RB09152START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST153: INTERRUPT ADDRESS IN R30081 2304154MOV A. #04H0083 3E155MOV P6.A : SELECT SENSE INTERPIST	0070	47	141	SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 23H OUT TO
0072 27 143 $CLR A$ 0073 3C 144 MOVD P4.A ; DISABLE THE 2 ROTTOM DAC LATCHES 0074 2300 145 MOV A, #OCOH 0076 39 146 OUTL P1.A ; DISABLE THE LED/DAC 10 EXPANDER 0077 27 147 $CLR A$ 0078 $3A$ 148 OUTL P2.A ; ENABLE THE MAIN PROGRAM 10 EXPANDER 0079 4679 149 HERE7: JNT1 HERE7 0078 $5A7R$ 150 HERE8: JT1 HERE3 ; WAIT FOR T1 TO BE PRESSED 0070 $RCF6$ 151 MOV R4.#-10 ; ALLOW ONLY 10 ATTEMPTS TO START THE MOTOR $007F$ $RD9$ 152 START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST 153 154 MOV A, #04H 0083 $3E$ 155 $MOVD$ $P6.A$: SELECT SENSE INTERPISE	0071	3F	142	MOVO P7,A ; THE BOTTOM BAC
0073 3C144MOVE P4.4 ; DISABLE THE Z POTTOR DAL LATCHES 0074 23C0145MOV A, #OCOH 0076 39146OUTL P1.A ; DISABLE THE LED/DAC TO EXPANDER 0077 27147CLR A 0078 3A148OUTL P2.A ; ENABLE THE MAIN PROGRAM TO EXPANDER 0079 4679149 HERE7: JNT1 HERE7 0078 5A7R150 HERE8: JT1 HERE3 ; WAIT FOR TI TO BE PRESSED 0070 RCF6151MOV R4.4-10 ; ALLOW ONLY TO ATTEMPTS TO START THE MOTOR 0075 RR09152 START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST 153 ; INTERRUPT ADDRESS IN R3 0081 2304154MOV A, #04H 0083 3E155 0070 P6.A : SELECT SENSE INTERPIST	0072	27	143	$U_{\rm L}X$ R
0076 39 146 OUTL P1.A ; DISABLE THE LED/DAC TO EXPANDER 0077 37 147 CLR A 0078 3A 148 OUTL P2.A ; ENABLE THE MAIN PROGRAM TO EXPANDER 0079 4679 149 HERE7: JNT1 HERE7 0078 5A7R 150 HERE8: JT1 HERE3 ; WAIT FOR TI TO BE PRESSED 0070 RCF6 151 0075 RR09 152 START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST 153 0081 2304 154 0081 2304 155 MOVD P6.A : SELECT SENSE INTERPIST	0074	2200	144	MOVD PANA S DISABLE THE Z MULTUM DAU LATURES MOU A. MACAU
0077 27 147 CLR A 0078 3A 148 OUTL P2.A ; ENARLE THE MAIN PROGRAM TO EXPANDER 0079 4679 149 HERE7: JNT1 HERE7 0078 5A7R 150 HERE8: JT1 HERE3 ; WAIT FOR T1 TO BE PRESSED 0070 RCF6 151 0077 RCF6 151 0078 RC9 152 START2: MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST 153 0081 2304 154 MOV A.#04H 0083 3E 155	0076	39	144	NITE PLA: DISARIE THE LER/DAG IN EXPANDER
0079 3A 148 0UTL P2.A ; ENARLE THE MAIN PROGRAM TO EXPANDER 0079 4679 149 HERE7: JNT1 HERE7 0078 5A7R 150 HERE8: JT1 HERE3 ; WAIT FOR T1 TO BE PRESSED 0070 RCF6 151 MOV R4.4-10 ; ALLOW ONLY TO ATTEMPTS TO START THE MOTOR 0077 RC9 152 START2: MOV R3.4LOW DATA1 ; STORE THE LOCATION CONTAINING THE FIRST 153 ; INTERRUPT ADDRESS IN R3 0081 2304 154 MOV A, 404H MOV A, 204H	0077	27	147	CIR A
0079 4679 149 HERE7: JNTI HERE7 0078 5478 150 HERE8: JTI HERE3 ; WAIT FOR TI TO BE PRESSED 0070 RCF6 151 MOV R4.4+10 ; ALLOW DNLY 10 ATTEMPTS TO START THE MOTOR 0075 RD9 152 START7: MOV R3.4LOW DATA1 ; STORE THE LOCATION CONTAINING THE FIRST 153 ; INTERRUPT ADDRESS IN R3 ; NOV A, 404H 0081 2304 155 MOV A, *SELECT SENSE INTERPIST	0073	3A	148	OUTL P2-A ; ENARLE THE MAIN PROGRAM TO EXPANDER
007R 547R 150 HERES: JTJ HERES; WAIT FOR TI TO BE PRESSED 007D RCF6 151 MOV R4.4+10; ALLOW DNLY 10 ATTEMPTS TO START THE MOTOR 007F RD9 152 START7: MOV R3.4LOW NATA1; STORE THE LOCATION CONTAINING THE FIRST 153 ; INTERRUPT ADDRESS IN R3 ; NOVERSS IN R3 0081 2304 154 MOV A, 404H ; SELECT SENSE INTERPRIST	0079	4679	149 HERE7:	.NT1 HERE7
0070 RCF6 151 MOV R4,#-10 ; ALLOW DNLY 10 ATTEMPTS TO START THE MOTOR 007F RD9 152 START7: MOV R3,#LOW NATA1 : STORE THE LOCATION CONTAINING THE FIRST 153 ; INTERRUPT ADDRESS IN R3 ; NTERRUPT ADDRESS IN R3 0081 2304 154 MOV A, #04H ; SELECT SENSE INTERRUPT	007R	567R	150 HERE8:	JT1 HERE8 ; WAIT FOR T1 TO BE PRESSED
007F RR07 152 START 7: MOV R3.#LOW RATA STORE FRE LOCATION CONTRINTING THE FIRST 153 153 ; INTERRUPT ADDRESS IN R3 ; INTERRUPT ADDRESS IN R3 ; O081 2304 154 MOV A, #04H ; SELECT SENSE INTERRUPT 0083 3E 155 MOV D RALA : SELECT SENSE INTERRUPT ; SELECT SENSE INTERRUPT	0070	RCF6	151	MOV R4, \$-10 ; ALLOW ONLY 10 ATTEMPTS TO START THE MOTOR
0081 2304 154 MOV A, #04H 0083 3F 155 MOV D PALA : SELECT SENSE INTERPRET	0078	HHU7	152 START71	MUN K3, #LUW DATA) ; STURE THE LUCATION CONTAINING THE FIRST
	0021	2204	1.43	5 INICARDAL HUBACISS IN 8.3
	0083	35	155	MAVN PALA : RELECT RENGE INTERPLOT
0084 RD14 156 MOV R5.#20 ; NUMBER OF TIMER OVERELOWS BEFORE A RESTART IS ENTERED	0084	RD14	156	MOV R5, #20 : NUMBER OF TIMER OVERELOWS REFORE A RESTART IS ENTERED
0084 04EE 157 JMP MREST	0086	04EE	157	.MP MREST
158			158	
			159	. 51 (\$P.\$1 (\$P.\$1))
160 SUBRULINES	0000	2007	160 174 HATTATA	COUNTRY AND A REAL PAIRS FOR A TIMER WATE
ANGO ZOFF 101 WALLIF MUY ANTELT WALLI WALLS FOR 1 LUMER DALL AAAA ZO (ZO WALTIM MAU T A • WALTIM WATE FOR 4 OF UNITE OF TIME	00665	1000 10	101 WH(111) (20 UATTM:	NUV 857-15 WATTIN WATTO COD 4 OC UNITO OC TIME
$\frac{1}{10088} = \frac{1}{100} = $	0038	55	162 8461111	STRET T : SOMAL TO THAT IN Δ
008C 1690 164 WAITTE: JTE WIME ; WAITTE WAITS FOR TIMER FLAG	008C	1690	164 WAITTE:	JTF WTMR ; WAITTF WAITS FOR TIMER FLAG

117

.

TSIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 CONSTANT SWITCHING DELAY

SOURCE STATEMENT

LINE

LOC OBJ

PAGE 4

AAOE	0490	125	
0090	65	166 WTMR:	STOP TONT
0091	93	167	RETR
		168	
0097	5992	170 SERVEL:	A NZ RI-SERVEL : DECREMENT & LOW RITS OF TIME DELAY
0094	ĒA92	171	DANZ R2, SERVE1 ; DECREMENT 8 HIGH BITS OF TIME DELAY
0001	rc	172	NOL A D/
0097	4350	174	00 H-80 08 A-80F04
0099	39	175	OUTL P1,A ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE
00 9 A	99DF	176	AN PI, #ODFH : TURN OFF THE PROHIBITION OF DAC REGULATION
0000	27	177	CLD A
0090	k2	179	ULA H MAVIT.A
009F	55	180	STRT I : START THE TIMER FROM A
009F	8014	181	MOV R5, #20 : NUMBER OF TIMER OVERFLOWS BEFORE A RESTART IS ENTERED
	~~	132	WALLA BY . LIDBATE CHART OF ATTACT OF A
0041	<u>ት</u>	183	MUV A-R6 : IPUALE PHASE REGISTERS R7,86
SAUG -	HF	184	
18943	47	185	OWAY A ADI A DZ
0004 0005	4 <u>7</u>	100	
0000	r/ Foor	187	КЦ () Али л шллэт
0046	AE	100	ANN, ATTAC
(A)HQ	HÇ.	107	INA BOOH
0049	25	191	MOVD P7.A ; ENABLE NEXT PHASE TO INPUT TO INTERRUPT
	2007	192	
()()44	нэş	193 194	MUV R4, #-10 ;)F AN UNDERSPEED COLLARS ALLOW 10 RESTART ATTEMPTS
0040	8824	195	MOV RO.#24H
OOAF	50	196	MOV A. PRO : PUT THE 8 LOW BITS OF TIME DELAY IN LOCATION 244
OOAF	49	197	MAV RIA : INTO RI
00R0	18	198	INC 80
0081	FÓ	199	MOV A, ORO : PUT THE 8 HIGH BITS OF TIME DELAY IN LOCATION 25H
0082	AA	200	MOV R2, A : INTO R2
0083	93	201	RETR
	5054	202	ания аз Ананая , аладанные аны а эни каки на акция на ок
0084	E484	203 SERVEZ:	INNY KI-SEKVEZ (DECREMENT HE & LUM HITS HE TIME DELAY D MIT DO OFRIED : RECOMMENT WE O LITCH DITO OF TIME DELAY
<i></i> ///10	6 20 4	204	COME ASTOCHARY & INCLUDENT THE 3 ATOM DITES OF STOP DELAT
0088	55	206	MOV A.RG
(1)97	4050	207	OFAL A. #OFOH
OORR	39	208	CUTL PLA : TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE
CORC	99 0 F	207	AN. P1. #ODEH ; THEN DEE THE PROHIBITION OF DAC REGULATION
OABE	27	210	MOA
CORF	k2	212	MOUT.A
0000	65	213	STRT T : START THE TIMER FROM O
0001	8014	Ž14	MOV R5. #20 : NUMBER OF TIMER OVERFLOWS REFORE A RESTART IS ENTERED
A400	~ .	215	HOU & D/ . USDATE DUAGE OF ATTRA ST 54
(A)E3 6664		716	MOV ASKA I LEGALE PHASE RELIGICES N7.88 MOV D7 A
0005	47	210	CUAD A
00054	49	219	
	••	42 X Y	NULL INFINI

ISIS-II	MCS-43/UPT-	41 MACRO	AGGEMBLER.	V3,0
CONSTANT	SWITCHING	RELAY		

PAGE 5

LÚC.	∩ Ŗ. J	LINE	SOURCE STATEMENT
0007	57	226	Pt A
0000	E7 5005	220	AL H AMI A HACH
0000	Λ <u>Γ</u>	271	MOU DZ A
10,0, 0		222	
0008	Œ	224	HOUD P7.4 : ENABLE NEYT PHASE TO INPUT TO INTERPUPT
(Anj.j.)	,	225	nderste sin den is directed to the best statement and the directed to the direction of the
00CC	RCFA	226	MOV R4.4-10 : IF AN INDERSPEED OCCURS ALLOW 10 RESTART ATTEMPTS
		227	
OOCE	raro	228	ORL P2, #80H ; DISABLE THE MAIN PROGRAM TO EXPANDER
0000	998F	229	ANL P1.#OBEH : ENABLE THE INPUT SWITCH IN EXPANDER
0002	0D	230	MOVD A, P5
0083	47	231	SMAP A
0004	AA	232	MOV R2,A
0005	0C	233	MOVD A, P4
0005	44	234	ORL A, R2
0007	Δ9	235	MOV RIA; PUT THE 3 LOW BITS IN RI
0003	OF	236	MOVD A.P7
0009	47	237	SWAP A
A000	AA	238	MOV R2.A
0008	0F	239	M0VD A, P6
0000	44	240	ORL A, R2
(X)(3)	<u>A</u> A	241	NOV RZAA ; PUT THE 3 HIGH SITS IN RZ
(X)[#-	14	747	INC RI ; AUD I IU (HE & LUW BIIS SU HA) AN (NATU O Y(ELDS IRE
oope	+ A	243	; SMALLEST (ME UELAY INC DO , ADD : TO THE O HIGH DITO CO THAT AN INDUIT A VIENDO THE
COUL	18	244	INC KZ ; ANU I IU INE 8 HINR BUIS SU INALAN INFUL O YIELUS INE
0050	50	240 047	F STALLEST THE DELAT
00001	77 5651	240	ПЦУ ВЛЕН • ОНТ ТИЕ О ГОН ОТТО ОС ТТМЕ ЛЕГАУ
0051	0074 80	247 040	100 ADA A + 1817A LOPATION 240
ANEA AAEA	EA	240	MOUADO
	78 10	247	THE PACE + PHT THE 9 HIGH DITE OF TIME PELAV
	20	2-1V 251	MOU BRALA : INTO LOCATION 254
0057	2040	252	OR PI. HACH : RIGARIE THE INPUT CUITCH TO EXPANDER
00F9	9075	750	ANI P2.47EH : ENABLES THE MAIN PROGRAM IN FYRANDER
ODER	BRO9	754	MOV R2. # ON DATA1 : STORE THE LOCATION CONTAINING THE FIRST INTERPUPT
		255	ANDRESS IN 83
00 ED	93	256	RETR
		257	
005F	235E	258 MREST	MOV A.#-18 : START DELAYED FOR 18 UNITS
00F0	1484	259	CALL WAITTM
·· ·	• •	260	and the set of the set
00F2	8910	261	ORL P1.#10H : SWITCH ON THE FIFLE TRANSISTOR INTIL THE FIFLE CURRENT
-		262	; REACHES THE VALUE DETERMINED BY THE FIELD BAC
()()F4	0F	263 FON:	MOVD A, PA : CHECK FIELD CHRRENT LEVEL
0075	<u> 4</u> 9	264	MOV RIA
00FA	θE	265	MOVD A, P6 : CONFIRM WITH A DELAYED CHECK
00F7	59	266	ANI, A.RI
(00FS	12FC	267	JBO MSEN
00FA	04F4	268	UMP FON
		269	
00FC	ОГ;	270 MSEN:	MOVE A, P4 ; INITIAL POSITION SENSE, SIGNAL IS DUE TO BUTED/BUT
00FD	2400	271	IMP NPAGE
0100		272	ORG 100H
0100	1206	273 NPAGE	.180 SORC
0102	7204	274 SOAD:	JE3 SAD : SENSED OD MEANING POSITION A

:19

ISIS-II MCS-48/UPI-4) MACRO ASSEMBLER, V3.0 CONSTANT SWITCHING DELAY

PAGE 6

LOC OBJ	LINE	SOURCE STATEMENT
0104 2410 0106 3216 0108 2410	275 276 SOBC: 277 278	JMP SDO ; SENSED BC MEANING POSITION D JR1 SCO ; SENSED AB MEANING POSITION C JMP SRO ; SENSED DA MEANING POSITION B
010A 8F01 010C 8F02 010E 2420 0110 8F02 0112 8E04 0114 2420 0116 8F04 0118 8E08 0118 8E08 011A 2420 011C 8F08 011F 8E01	279 280 SA0: 281 282 283 SB0: 284 285 286 SC0: 287 298 289 SD0: 290 291 292 293	: DEFINE R7 AS CURRENT PHASE SWITCH, R6 AS NEXT PHASE SWITCH MOV R7.#014 MOV R6,#02H JMP S1 MOV R7.#02H MOV R7.#02H MOV R7.#04H MOV R7.#04H MOV R6.#04H JMP S1 MOV R7.#08H MOV R7.#08H MOV R6.#01H : STAGE 1
0120 8824 0122 F0 0123 A9 0124 18 0125 F0 0126 AA	294 S1: 295 296 297 298 299	MOV RO.#24H MOV A.@RO ; PUT THE 8 LOW BITS OF TIME DELAY IN LOCATION 24H MOV R1.A ; INTO R1 INC RO MOV A.@RO : PUT THE 8 HIGH BITS OF TIME DELAY IN LOCATION 25H MOV R2.A ; INTO R2
0127 FE 0128 3F 0129 FF 0124 43E0 012C 39 012D 990F	300 301 302 303 304 305 306 207	MOV A,RG MOVD P7.A : ENABLE NEXT PHASE TO INPUT TO INTERRUPT MOV A,R7 ORL A,#OEOH OUTL P1.A ; TURN OFF THE FTELD AND TURN ON THE SELECTED PHASE ANI. P1.#ODFH ; TURN OFF THE PROHIBITION OF DAC CURRENT REGULATION
012F 27 0130 62 0131 55	307 303 309 310 311	CLR A MOV T.A STRT T : START THE TIMER FROM O
0132 05	312	EN I : ENABLE THE EXTERNAL INTERRUPT
0133 263F 0135 1639 0137 2433 0139 FD33 0138 15 0130 65 0130 2463	313 314 WORKL1 315 316 317 MORET1 318 319 320 321	: UNTO WORKL2 UTF MORETI UMP WORKL1 : DLINZ RS.4WORKL1 DIS I STOP TONT UMP RESTRT
013F 364B 0141 1645 0143 243F 0145 EB3F 0145 EB3F 0147 15 0148 65 0149 2463	322 WORKL2 323 374 325 MORET2 326 327 328 329	: JTO CHANG1 JTF MORET2 JMP WORKL? D.IN7 R5. WORKL2 DIS I STOP TONT JMP RESTRT

tsts-t Constai	(MCS-48) VT SWITCH	/UPT-41 MACRO KING DELAY) ASSEMBLER, V3	.0	PA	QE 7							
000	() R.)	! INE	SOURCE STA	TEMENT									
0148	890A	330 CHA 331 332 333	WG1: MOV R3.#L)n nata?	STORE TI THE INTI TIME IN	He Locat Errupt i R3	tion (inn Routine	TAINING THAT CH	THE ADD ANGES TH	rfss of E delay			
014D 014F 0151 0153 0155	4659 1653 2440 ED40 15 45	334 WOR 335 336 337 MOR 338 239	KL3: JNT1 WORK JTF MORET JMP WORK ET3: DJNZ R5.W DIS I STOP TONT	4 3 3 RKL3									
0157	2463	340 341	UMP RESTR	r									
0159 0158 0150	566E 165F 2459 cn59	342 WOR 343 344 245 MOR	IKL 4: JT1 CMANG JTF MORET .MP WORKL	2 4 00//1 /									
0161	15 65	346 347	DIS I STOP TONT	044.1 . 4									
0163 0165 0166 0167 0168 0168 0168	2300 39 10 FC 047F 0479	248 RES 349 350 351 352 353 353 354 STE	STRT: MOV A,#OC CUITL P1,A INC R4 ; MOV A,R4 UZ STEP JMP START P: JMP HERE7	oh ; Turn of IF 10 Trif 2	f the tri N.S are (1	ansisto; P Then (R STOP TIL	L TI IS	PRESSED	again			
016E	reoa	354 CHA 357 358	NNG2: MOV R3.#L	nw data2 :	STORE TI THE INTI TIME IN	He Locat Errupt (R3	tion con Routine	TAINING THAT CH	THE ADD ANGES TH	ress of E delay			
0170	2433	359 360 361	Mp Workl. End	1									
USER S CHANGI HERE3 NORET3 SOBC START2 WORKI_2	/MROUS 0148 0022 0153 0106 007F 013F	CHANG2 016F HERE4 0024 MORET4 015F S1 0120 STEP 014C WORKL3 014D	DATA1 0009 HERE5 0034 MREST 00EE SA0 010A SYSRST 0000 WORKL4 0159	DATA2 HERE6 MSEN S30 TIMINI WTNR	000A 0036 00FC 0110 0007 0090	EXTINT HERE7 NPAGE SCO HAIT1T	0003 0079 0100 0116 0088	FON HERS8 RESET SDO WAITTE	00F4 0078 0008 0110 0080	HERE) MORETT RESTRT SERVET WAJITM	000F 0139 0163 0092 0084	HERE2 MORET2 SOAD SERVE2 WORKL1	0011 0145 0102 0084 0133

ASSEMBLY COMPLETE, NO ERRORS

.

3

ASM48 :F1:VARDEL, MAC DEBUG XREF TITLE('VARIABLE SWITCHING DELAY')

ISIS-TI MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 VARIABLE SWITCHING DELAY

LINE

PAGE 1

10C 0BJ

SOURCE STATEMENT

	1	; PROGRAM TO RUN THE MOTOR AT A FIXED SPEED BY VARYING THE TIME
	2	: DELAY AFTER NEXT PHASE DETECTION BEFORE PHASE SWITCHING
	3	: INITIALLY THE FIELD TRANSISTOR IS TURNED ON AND THE FIELD CURRENT
	4	; IS ALLOWED TO RISE UNTIL IT REACHES A LEVEL DETERMINED BY THE
	5	; FIELD DAG VALUE FED IN IN THE INPUT DATA SWITCHES, A RESTART
	<u>6</u> ,	; WILL ALSO SUBJECT FIELD CURRENT TO THE SAME REDULATION, PRASE
	7	S CURRENT WILL BE KEPT BETWEEN MAXIMUM AND MINIMUM LEVELS DETERMINED
	S.	: SY INE MAXIMUM AND MINIMUM VALUES FED IN UN THE INPUT (ALA SALITAES,
	.7	FINE INTELED THE PECTOED EXTER OPERA ADD CENTER IN AN THE TARGET AND THE TARGET AND THE TARGET ADD THE TARGET
	10	• CHITCHED THE DESIDED CLARD SECONDAR CED ON UN LAG DATH DATA
	10	• TIME INTERVAL TO DEDEGRAGE FOR A CONSECUTIVE DUARED DEDITOR OF
	12	: PERIOTER ARITHMETIC IE THE RECHET IS PROTIVE. THEN THE MOTOR
	14	: OPEED IS TOO SLOW AND THE BELAY TIME IS DECREASED. IF THE RESULT
	15	: IS NEGATIVE. THEN THE MOTOR SPEED IS TOO EAST AND THE DELAY
	16	: TIME IS INCREASED. IF THE RESULT IS TERD, THE SPEED IS CORRECT
	17	: AND THE DELAY TIME IS LEFT INCHANGED. A RESTART WILL NOT RESTORE
	18	: THE INITIAL TIME DELAY. ALSO FED IN ON THE INPUT DATA SWITCHES
	19	: IS THE NUMBER OF PHASES(FROM 0 TO 255) THAT ARE TO ELAPSE BETWEEN
	20	; EVERY SET OF 4 CONSECUTIVE PHASES THAT IS USED FOR SPEED CORRECTION.
	21	; EXTERNAL INTERRUPTS TO INDICATE DETECTION OF THE NEXT PHASE
	22	; WILL BE TRIGGERED BY ZERO CROSSINGS OF THE SENSE WAVEFORMS COING
	23	; FROM NEGATIVE TO POSITIVE POLARITY.
	24	: TO RIN THE MOTOR:
	2	(),) UN P/3 HI P60, HHE HIP SET OF MAIA INPUT SWITCHES, IMPLICATE
	26	: THE FIELD GAD VALUE WITH PAS AS THE MSB AND PAD AS THE USB.
	20	IN FOR HE FOR THE BUILDING OF INF INFIDE SALENDER, INTERATION AND THE
	20	FIRE VALUE IN SE APPLIEU ID FRE UM, RUDRESSIND IME MAAIMAM VALUE A (TOD) COMPADATORE UITH DES AC THE MER AND DAG AC THE LED
	27	 COPPING FURTIONS WITH FOS NO THE NOD AND FAU NO THE LOD. ODECC TA
	-3V 21	• 2) GN D72 TO DIA INDICATE THE UNLIE TO BE ADDITED TO THE DAC
	32	ADDRESSING THE MINIMUM VALUE (MIDDLE) COMPARATORS ON 052 TO
	33	: 940 INDICATE THE VALUE TO BE APPLIED TO THE DAY ADDRESSING THE
	34	; BOTTOM COMPARATORS.
	35	; PRESS T1.
	36	: 3.) ON P73 TO P40 INDICATE THE INITIAL DELAY TIME.
	37	; PRESS TO,
	38	; 4,) (N P72 TO P40 INDICATE THE DESIRED TIME INTERVAL FOR 4
	39	: CONSECUTIVE PHASES. LEAVE THE P73 IN THE O POSITION SINCE
	40	THIS BIT MUST SERVE AS A + OR - SIGN IN THE SUBTRACTION OPERATION
	41	FOR ACTUAL LIME INTERVAL - DESTRED TIME INTERVAL
	42 A2	К ГКРАД 11, И Е 1 ОК 070 ТО 040 ТАЮТСАТЕ ТНЕ АНМОГТ ОГ РИАСТО ТИАТ АРС ТО
	4.3 A.A	· GAT BUTTAS DE CONTROLLATE DE BURNER (E PHERES PER REE []) • ELADOE DETUEN EVEDVIECT DE A COMPECTITUE DUACED TUAT LE UPER
	44	· CLARGE OF MEEN EVENT OF 4 LUNGCLUIIVE PRAGES (MAI 13 1050)
	44	S PRESS TO.
	47	: A.) PRESS TI TO RIN OR RESTART THE MOTOR.
	48	; 7,) TO CHANNE TO A NEW TIME INTERVAL FOR 4 CONSECUTIVE PHASES
	49	; INDICATE THE DESTRED VALUE ON P73 TO P40 AND ALTERNATELY PRESS
	50	; TO AND T1,
	51	
0000	52	ORG O
0000 0400	53 SYSKSTI	I SYSTEM RESET
(даат 74,9.	-14	(JGK (ME24))

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 VARIABLE SWITCHING DELAY

LOC 08J LINE SOURCE STATEMENT

55 56 0003 08G 3 57 EXTINT: ; EXTERNAL INTERRUPT 53 59 MOV A.R3 ; JUMP TO THE EXTERNAL INTERRUPT ROUTINE WHOSE LOCATION 0003 FR IMPP OA : IS STORED AT THE ADDRESS IN R3 0004 83 Å0 61 0007 0RG 7 62 TIMINT: : TIMER INTERRUPT 63 0007 35 64 65 DIS TONTI 0008 93 RETR <u>6</u>5 67 DATA1: 0009 16 DR LOW SERVEL 53 DATA2: DB LOW SERVER 000A 48 OOOR FA 69 DATA3: DB LOW SERVES 70 71 : SUBROUTINES 72 WAITIT: MOV A. #-1 ; WAITIT WAITS FOR 1 TIMER UNIT 73 WAITTM: MOV T.A ; WAITTM WAITS FOR # OF UNITS OF TIME 000C 23FF 000F 62 000F 55 74 STRT T ; EQUAL TO THAT IN A 75 WAITTE: JTE WIMR ; WAITTE WAITS FOR TIMER FLAG 76 JMP WAITTE 0010 1614 0012 0410 0014 45 77 UTMR: STOP TONT 73 79 0015 93 RETR : EXTERNAL INTERRUPT ROUTINES 20 31 SERVE1: DUNZ R1, SERVE1 ; DECREMENT THE 8 LOW BITS OF TIME DELAY 82 DUNZ R2-SERVE1 : DECREMENT THE 8 HIGH BITS OF TIME DELAY 0016 E916 0018 FA16 DUNT R2-SERVE1 : DECREMENT THE 8 HIGH BITS OF TIME DELAY 83 001A FF 34 MOV A.RA 0018 4350 85 DRL A. #OFOH 001B 39 86 OUTL P1, A ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE 0018 990F ANL P1, #ODEH : TURN OFF THE PROHIBITION OF DAC REGULATION 87 <u>88</u> 0020 27 <u> 29</u> CLR A 0021 62 90 MOV T.A 0022 55 91 STRT T ; START THE TIMER FROM O 0023 8835 92 MOV RO, #35H ; CLEAR THE 8 HIGH BITS OF ACTUAL TIME IN LOCATION MOV BRO, A : 35H FOR THE NEXT 4 PHASE CYCLE 0025 A0 93 0026 RD14 94 MOV 85-#20 ; NUMBER OF TIMER OVERFLOWS REFORE A RESTART IS ENTERED 95 0028 FE MOV A.R6 : UPDATE PHASE REGISTERS R7,R6 96 97 0029 AF MOV R7.A 002A 47 98 SWAP A 0028 48 99 ORL A.RA 0020 57 100 ri a 0020 530F ANIL A. #OFH 101 002F AE MOV R6.A 102 103 0030 3F 104 MOVD P7.A : ENARLE NEXT PHASE TO INPUT TO INTERRIPT 105 MOV 84.#-10 : IF AN UNDERSPEED OCCURS ALLOW TO RESTART ATTEMPTS 0031 BCF5 106 107 0033 8824 108 MOV R0, #74H 0035 F0 109 MOV A. ORO : PUT THE & LOW BITS OF TIME DELAY IN LOCATION 24H

PAGE

2

ISIS-JI MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 3 VARIABLE SWITCHING DELAY

LOC ORJ	(INE	SOURCE STATEMENT
0036 A9 0037 18	110 111	MOV R1,A ; INTO R1 INC R0 , BUT THE & HICH BITS OF TIME BELAY IN LOCATION 250 MOU A ADA , BUT THE & HICH BITS OF TIME BELAY IN LOCATION 250
0039 AA	112 113 114	MOV R2,A : INTO R2
003A 8838 003C 50 003D 07 003E 0542	115 116 117 118	MOV RO,#36H ; DECREMENT THE WORKING REGISTER LOCATION 38H USED MOV A,@RO ; TO KEEP TRACK OF THE NUMBER OF PHASES REMAINING DEC A ; BEFORE A SPEED COUNT IS MADE JZ SACKS2

0040 0041 0042 0044 0045 0045 0045	A0 93 R828 F0 3838 A0 RB0A	119 120 121 RACKS2: 122 123 124 125 126 127 129	MOV @RO.A RETR MOV RO.#28H MOV A.@RO : INITIALIZE THE WORKING REGISTER LOCATION 38H USED MOV RO.#38H ; TO KEEP TRACK OF THE NUMBER OF PHASES REMAINING MOV @RO.A : BEFORE A SPEET COUNT IS MADE MOV @RO.A : BEFORE A SPEET COUNT IS MADE MOV R3.#LOW DATA2 : STORE THE LOCATION CONTAINING THE ADDRESS ; OF THE INTERRUPT THAT COUNTS FOR 4 PHASES ; IN R3
<i>ци</i> чн	7.)	129	
0048	45	130 SFRVE2:	STOP TONT ; STOP THE TIMER COUNT
004C 004E	E948 E448	132 133 134	DUNZ RI-SERVE2 : DECREMENT THE 8 LOW BITS OF TIME DELAY DUNZ R2,SERVE2 : DECREMENT THE 8 HIGH BITS OF TIME DELAY
0050	FF	135	MOV A, RG
0051	43E0	136	ORL A, #OEOH
0053	39 oone	137 120	(I) (P) A THEN (FF THE ULT FRAGE AND DE DA DECHATION
(10,34	7714	139	HALL FILWADER , TORALOFF INC FROMIDITION OF DAL ACOULATION
0055	42	140	MOV A,T
0057	AA	141	MOV R2.A : PUT THE TIMER COUNT IN R2
0058	27	147	CLR A
0059	62	143	MOV T,A
005A	55	144	STRT T : START THE TIMER FROM O
005R	<u>RN14</u>	145	MOV R5,#20 : NUMBER OF TIMER OVERFLOWS BEFORE A RESTART IS ENTERED
		146	
00:40	FE	147	MOV A, R6 ; UPDATE PHASE REGISTERS R7, R6
0055	AF.	148	MIV K/+A
(10)74	4/	149	SWAP A
0060	4r, r7	3 TAU 1 E 1	
(8)6)	17 5005	17)) 150	R) A ANI A #A(7)
DODA	n sur-	132	ATT A TOTA
0054	HC	1.7.5	DON ROTH
0045	9E	1.14	WOULD OT A \cdot CHADLE NEXT DUACE TO INDUIT TO INTEDDUDT
(Adir)	. 11	154	indiana kuine a flandfarff hallen kunnendi. Eft fuhliðir och finklilanninga
006.6	RCF6	157 153	MOV R4.#-10 : IF AN UNDERSPEED OCCURS ALLOW 10 RESTART ATTEMPTS
0048	R829	159	MQV R0.429H
006A	FO	160	MOV A. (RI)
006R	F.7	161	RI A
0040	AO	162	MOV PROLA : UPDATE POSITION INDEX IN 4 PHASE CYCLE
006D	1298	163	JRO DELCHK ; HAVE COMPLETED A 4 PHAGE CYCLE
006F	3270	164	JB1 STRTCT : JUST STARTING A CYCLE

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 VARIABLE SWITCHING DELAY

PAGE 4

1.00	NBJ	LINE	SOLF	RCE STATEMENT
0071	8834	165 166	MON	V RO, #34H : 34H CONTAINS THE 8 LOW BITS OF ACTUAL TIME : 35H CONTAINS THE 8 HIGH BITS OF ACTUAL TIME
0073	FA	167	MIN	V (A, R)
0075	60 A0) 68 179	A11 MIN	U ANTRO ; (PHALE THE 8 LINE BLIS OF ACTION, 1175; IN 34H U ADA A • WITH TIME CLADSER ANTOINE THE INTERSHOT
0078	FAF2	170	. IN	envin y with the compact conside the procedure
0078	18	171	IN	C RO ; UPDATE THE 8 HIGH BITS OF ACTUAL TIME IN 35H WITH TIME
0079	tû	172	ŢŅſ	C ERO ; ELAPSED OUTSIDE THE INTERRUPT
007A	04F?	173	,IMF	PFINIS
0075	H:C:4 CA	1/4	SIRIULE MON	/ K0,734M / A ph + pirt the p ind bite of time sindeer outgine the initedendt
0075	Δ0	176	MOL	J GROLA : IN 244
0080	8824	177	MON	/ R0,#244
0032	F0	178	MON	V A, 880
0083	07	179	[IE(C A ; DECREMENT SINCE 1 REPRESENTS THE SHUREST DELAY TIME AND A DEDRECTION THE LANDERT DELAY TIME THE LOCATION 241
0024	Δ۵	130	MOL	; AND U REPRESENTS THE LUMUEST GELAY TIRE IN COUNTING 240 U 22.6 : PHT THE REPREMENTED 2 LOW RITS OF RELAY TIME IN 22
0035	18	182	7 M	r RO
0086	Ē0	183	MON	V A. ORO ; PUT THE S HIGH BITS OF DELAY TIME IN THE ACCUMULATOR
0037	07	184	DEI	C A : DECREMENT SINCE 1 REPRESENTS THE SHORTEST DELAY TIME
		185		: AND O REPRESENTS THE LONGEST DELAY TIME IN LOCATION 25H
0088	47	185		(), C A + DOTATE THE C HIGH DITE TO THE DIGHT
0020	ο/ 2Δ	187	703 703	U A 3 NUTATE THE & NION BITS TO THE RIGHT 4 4.97
0088	67	189	RRI	C A ; ROTATE THE 8 LOW BITS TO THE RIGHT
0080	2 A	190	XCI	H A,R2
008D	<u>97</u>	191	<u>a</u>	
OCE-	67	192	KKI	CA ; RUIALE THE SHIGH BUIS TO THE RIGHT
00.90	7H 72	194	- AUG BRI	C & : ROTATE THE S LOW BITS TO THE RIGHT
		195	; (ADD THE DELAY TIME DURING 4 INTERRUPTS TO THE 3 LOW BITS OF
		196	; (ACTUAL TIME DUITSINE THE INTERRUPT IN LOCATION 34H. NOTE THAT
		197		A DUNZ INSTRUCTION IS 2 CYCLES WHILE A TIMER INCREMENT OCCURS
		198		EVERY 32 DYCLES. THUS, DVFR 4 INTERNOTS A DAVE INSTRUCTION TO O OVOLEG CO O DICUTUARD CUIETE ON THE BINT DELAY TIMES THEN
		200	;	GIVE UNITS OF 32 CYCLES OVER A PERIOD OF A INTERRUPTS.
0091	88:34	ŽŎĭ	MO	V RO, #34H
0093	40	202	AD	D A. eRO
0074	A0	203	Mt]	$V \in \mathbb{R}^n, A$
0095	13 CA	204	I NI MOI	N RUS THEN AND THE DELAY TIME TORING 4 INTERNUETS TO THE 8 N A DO : LIGU DITE OF ACTUAL TIME IN FOCATION OFFI
0097	70	205	AD	n Alero
0098	40	207	MO	V @RO.A
0099	04F?	208	.[M	P FINIS
009B	8828	209	DELCHK: MO	V RO, #28H ; PUT THE NUMBER OF PHASES TO ELAPSE BETWEEN EVERY
(AT71)	FŲ	210	791 8	Y HARD A SET OF A LANSCOUTER MHOUS USED FUN SALED CONNECTION : IN THE ACCOMBINATOR
009F	96A2	212	. N	7 WATSP1
0000	0444	213	, M	P TOHERE ; NO OTHER PHASES ELAPSE RETWEEN EVERY SET OF 4
00A2	8809	214	WATSP1: MO	V R3, HOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST INTERSUPT
0084	0004	215	TOUTOT: NO	; AURCESS IN XX
0004	FA FA	/16 217	- COMBINET PIDE MON	V AUX #040 V AUX : PLACE THE UPDATED S LOW BITS OF ACTUAL TIME IN THE
0047	40	2:8	ΑŪ	D A, GRO ; ACCIMULATOR
0048	E6AC	219	, iNi	C SKIPIN

JSIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 VARIABLE SWITCHING BELAY

AAAA AAFA

340

NO CTUTO

LOC OBJ LINE SOURCE STATEMENT 00AA 18 220 INC RO ; UPDATE THE 8 HIGH BITS OF ACTUAL TIME IN 35H 221 00A8 10 INC @RO
 222
 SKIPIN:
 MOV
 R0, #26H

 223
 CPL A
 224
 ADD A, @RO

 225
 CPL A;
 PUT
 00AC 8826 00AE 37 00AE 60 0080 37 CPL A ; PUT THE 8 LOW BITS OF ACTUAL TIME - THE 8 LOW BITS OF 225 225 227 228 229 MOV R2.A ; DESTRED TIME IN R2 MOV R0.#35H ; PUT THE 8 HIGH BITS OF ACTUAL TIME IN THE MOV A.0R0 ; ACCUMULATOR OOR1 AA 0082 8835 0084 F0 00B5 8000 MOV PRO, #0 ; CLEAR THE 8 HIGH BITS OF ACTUAL TIME IN LOCATION 230 231 232 233 : 35H FOR THE NEXT CYCLE 0087 8827 MOV R0,#27H 0089 37 CPL A ADDC A. ORO : HIGH 8 BITS OF ACTUAL TIME - HIGH 8 BITS OF DESIRED 00RA 70 ADDL R. R. R. V. . CPI A ; TIME JB7 DELINC ; ACTUAL TIME IS LESS THAN DESIRED TIME ; ACTUAL SPEED IS OREATER THAN DESIRED SPEED ; INCREASE THE TIME DELAY ; INCREASE THE TIME DELAY 234 235 235 00BB 37 CORC F2DF 237 233 239 008F 94C5 JNZ DELDCR ; FOR ANY OTHER NONZERO NUMBER DECREASE THE TIME 0000 FA MOV A.R? : DFLAY 0001 9605 240 JNZ DEL DCR 241 00C3 04F? JMP FINIS 242 DELDCR: MOV R0, #24H 243 MOV A, #R0 244 DEC A ; DEC 0005 8824 0007 F0 0002 07 DEC A ; DECREMENT FROM THE 8 LOW RITS AND PUT THE NEW VALUE IN 00C7 A0 245 MOV &RO, A ; LOCATION 24H OOCA CACE 246 JZ SKIPDE : IF A O RESILTS DECREMENT FROM THE 8 HIGH BITS SINCE 247 : I REPRESENTS THE LOWEST TIME DELAY AND O REPRESENTS THE HIGHEST TIME DELAY : 248

PAGE

5

WAY.	VARZ	247	· (1915)
000F	18	250 SKIPDE:	INC RO
OOCF	50	251	MOV A. &RO : DECREMENT FROM THE 8 HIGH BITS AND PUT THE NEW VALUE
0000	07	252	DEC A ; IN LOCATION 254
1000	0.606	253	JZ LOWEST ; UNLESS A ZERO RESULTS IN THE 8 HIGH BITS
0083	AO	254	MAV ØRO.A
0004	04F2	255	IMP FINIS
OODA.	R324	256 OWEST:	MOV RO. #24H ; IN WHICH CASE THE DELAY IS ALREADY AS LOW AS POSSIBLE.
0008	8001	257	MIN ORO, #1 ; THEN KEEP IT THIS WAY BY PUTTING A INF VALUE IN BOTH
A000	18	258	INC RO ; DELAY REGISTERS
OODR	8001	259	MOV 8R0.#1
0000	04F2	260	JMP FINIS
OODE	B824	761 DELINC:	MOV R0.#24H
00E1	FQ	262	MOV A, ORO : INCREMENT THE S LOW BITS IN LOCATION 24H
00F2	10	263	INC 8RO
00F3	S%E7	264	JZ MOREIN : IF A 7ERO, THE HIGHEST POSSIBLE DELAY, WAS INCREMENTED
		265	: TO 1, THE LOWEST POSSIBLE DELAY, THEN INCREMENT THE
		266	: 8 HIGH BITS
0055	04F2	267	IMP FINIS
()0F7	18	268 MORFIN:	INC RO : IF THE 8 HIGH BITS ARE ALREADY O, THEN THE DELAY IS
00F3	F0	2 69	MOV A. ORO : AS LARGE AS POSSIBLE
00F9	CAFE	270	JI HIGHES : IF THE 8 HIGH BITS ARE NOT O, THEN INCREMENT THE HIGH
0058	10	271	INC ARO ; BIT DELAY REGISTER
<u>COFC</u>	04F2	272	.MP FINIS
OOFE	R374	273 HIGHES:	MOV RO. #24H ; IF THE DELAY IS AS LARGE AS POSSIBLE, THEN KEEP
00F0	8000	274	MOV 880.40 : IT THIS WAY BY PUTTING A ZERO IN THE LOW BIT DELAY

ISIS-I) VARTARI	e switching	-41 MACRO ASS DELAY	SEMBLER, V3.0 PAGE 6
ruc	NB.J	LINE	SOURCE STATEMENT
00F2 00F4 00F5 00F6 00F7 00F3 00F3	8324 F0 49 13 F0 44 93	275 274 FINIS: 277 278 279 280 281 282	: REGISTER MOV RO,#24H MOV A.@RO ; PUT THE 8 LOW BITS OF TIME DELAY IN LOCATION 24H MOV RI.A : INTO RI INC RO MOV A.@RO : PUT THE 8 HIGH BITS OF TIME DELAY IN LOCATION 25H MOV R2.A : (NTO R2 RETR
00FA 00FC	e9fa Fafa	284 SFRVE3: 285 284	DUN7 R1.SERVES ; DECREMENT THE 8 LOW BITS OF TIME DELAY DUNZ R2.SERVES ; DECREMENT THE 8 HIGH BITS OF TIME DELAY
00FE 00FF 0101 0102	FF 43E0 39 990F	239 287 288 289 290	MOV A.86 ORL A.#0EOH OUTL P1.A ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE ANL P1.#0DEH ; TURN OFF THE PROHIBITION OF DAC REGULATION
0104 0105 0106 0107 0109 0109	27 62 55 8825 A0 8014	291 297 293 294 295 296 297 290	CLR A MOV T.A STRT T : START THE TIMER FROM O MOV RO.#35H ; CLEAR THE 8 HIGH BITS OF ACTUAL TINE IN LOCATION 35H MOV 8RO.A ; FOR THE NEXT 4 PHASE CYCLE MOV R5.#20 : NUMBER OF TIMER OVERFLOWS BEFORE A RESTART IS ENTERED
010C 010E 010E 010F 0110 0111 0113	FE AF 47 530F AE	273 299 300 301 302 303 304 305	MOV A.R6 ; UPDATE PHASE REGISTERS R7,R6 MOV R7.A SWAP A ORL A.R6 RL A AN_ A.#OFH MOV R6.A
0114	3F	306 307 309	MOVD P7.A ; ENABLE NEXT PHASE TO INPUT TO INTERRUPT
0115	RCF6	-309 309 310	MOV R4,#-10 ; IF AN UNDERSPEED OCCURS ALLOW 10 RESTART ATTEMPTS
0117 0119 0118	8A80 998F 0N	311 312 313	ORL P2,#80H ; DISABLE THE MAIN PROGRAM IO EXPANDER ANL P1,#08FH ; ENABLE THE INPUT SWITCH IO EXPANDER MCVD A,P5
011C 011B 011F 0120 0122 0123 0123 0125 0125 0126 0127 0128 0127 0128 0127	47 AA 0C 48 8826 A0 0F 47 4A 40 8940 9A7F	314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329	SWAP A MOV R2.A MOV R2.A MOV R0.4,P4 ORL A.R2 MOV R0.42AH : PUT THE 8 LOW BITS OF THE DESIRED TIME INTERVAL MOV @R0.A : FOR 4 CONSECUTIVE PHASES IN LOCATION 26H MOVD A.P7 SWAP A MOV R2.A MOVD A.P6 ORL A.R2 INC R0 : PUT THE 8 HIGH BITS OF THE DESIRED TIME INTERVAL FOR MOV @R0.A : 4 CONSECUTIVE PHASES IN LOCATION 27H ORL P1.#40H : DISABLE THE INPUT SWITCH TO EXPANDER ANL P2.#75H : ENABLE THE MAIN PROGRAM TO EXPANDER

ists-ti Variabl	MCS-48/UPT- F. Switching	-41 Macro Ass Delay	EMRLER, V3.0 PAGE 7
U00	0B.J	LINF	SOURCE STATEMENT
012E 0130 0131 0132	8824 F0 49	330 331 332 332	MOV RO,#24H MOV A.@RO ; PUT THE 8 LOW BITS OF TIME BELAY IN LOCATION 24H MOV RI.A : INTO RI INC RO
0133 0134	FO AA	334 335 335	MOV A, ORO : PUT THE 8 HIGH RITS OF TIME DELAY IN LOCATION 25H MOV R2.A ; INTO R2
0135 0137	8829 8011	337 338 229	MOV RO,#29H MOV @RO,#11H ; INITIALIZE TO START OF 4 PHASE CYCLE
0139	8904	340 341 342 242	MOV R3.#LOW DATA? : STORE THE LOCATION CONTAINING THE AUDRESS : OF THE INTERRUPT THAT COUNTS FOR 4 PHASES : IN R3
0138	93	344 345	RETR
0130 013E 013F	2380 39 34	346 RESET: 347 348	MOV A, #ROH : THRN OFF THE TRANSISTORS, ENABLE THE INPUT SWITCH OUTL P1.A : IO EXPANDER, AND DISABLE THE LED/DAC TO EXPANDER OUTL P2.A : DISABLE THE MAIN PROGRAM TO EXPANDER
0140 0142 0144 0146 0147	2640 2642 8820 0F 47	349 AERE11 350 HERE21 351 352 353	JNTO HEREL JTO HEREL: WAIT FOR TO TO RE PRESSED MOV RO.#20H MOVD A,P7 SWAP A
0148 0149 014A 014B	AA 05 4A A0	354 355 356 357	MOV R2,A MOVD A.P6 ORL A.R2 MOV GRO.A : PUT THE FIFLD BAC VALUE IN LOCATION 20H
014C 0140 014F 014F 014F 0150 0151	18 00 47 AA 00 AA	358 359 360 361 362 363	INC RO MOVD A.P5 SWAP A MOV R2.A MOV D A.P4 OB A.R2
0152 0153 0155 0157 0158	A0 4653 5655 18 0F	264 365 HERE3: 366 HERE4: 367 368	MOV @RO,A ; PUT THE MAXIMUM DAC VALUE IN LOCATION 21H JNT1 HERE3 JT1 HERE4 ; WAIT FOR T1 TO RE PRESSED INC RO MOVD A.P7
0159 015A 015R 015C 0150	47 AA 0E 4A A0	369 370 371 372 373	SWAP A MOV R2.A MOVD A.P5 ORL A.R2 MOV @R0.A ; PUT THE MINIMUM DAC VALUE IN LOCATION 22H
015E 015F 0160 0161 0162	13 00 47 44 00	374 375 376 377 378	INC RO MOVD A.P5 SWAP A MOV R2.A MOVD A.P4
0163	44	379	081 A.82
0164	A0 2665 2667	380 381 HERE5:	MOV GRO,A : PUT THE ROTTOM DAC VALUE IN LOCATION 23H INTO HERES
0169 016A	18 00	007 - MENALON 1383 1384	INC RO MOVD A,P5

ISIS-II MCS-48, VARIARIE SWITCH	/UPJ-41 MACRO AS: HING DELAY	SEMBLER, V3.0 PAGE 8
LOC OBJ	LINE	SOURCE STATEMENT
0168 47	385	SHAP A
O16C AA	385	MOV R2.A
0168 00	387	MOVD A.P4
016E 4A	388	0RI_ A,R?
0165 17	389	INC A ; AND 1 TO THE 8 LOW INPUT BITS SO THAT AN INPUT O VIELDS
	390	: THE SMALLEST TIME DELAY
0170 AO	391	MOV GROAA ; PUT THE 8 LOW BITS OF INITIAL TIME DELAY IN LOCATION
A171 1A	342	; <u>2</u> 4H
0172 05	.375 294	1741. RU WAND A D7
0172 47	295	
0174 66	396	MIN 92.A
0175 05	397	MOVE A.PA
0175 4A	398	0RL A, R2
0177 17	399	INC A ; ADD 1 TO THE 8 HIGH INPUT BITS SO THAT AN INPUT O VIELOS
	400	; THE SMALLEST TIME DELAY
0178 AO	401	MOV ERO, A ; PUT THE 8 HIGH BITS OF INITIAL TIME DELAY IN LOCATION
	402	: 254
01/9 46/9	403 HERE/:	(N)] HEKE/
01/8 35/8	404 <u>HERE3</u> :	JII HERED ; WALL FUR ([1]) HE PRESSED
0170 18 0175 08	4071 AAL	INL AU MAUN A DS
017E 47	406	
0180 44	408	MOV R2.A
0181 00	409	MINT A,P4
0182 4A	410	ORL A, R2 : PUT THE 8 LOW BITS OF THE DESIRED TIME INTERVAL FOR
0183 A0	411	MOV GRO, A ; 4 CONSECUTIVE PHASES IN LOCATION 26H
0184 18	412	INC RO
0185 OF	413	MOVD A.P7
0186 47	414	
0187 AB 0100 AC	413	TRUV NZJA MONDA DZ
0100 00	4)0 417	OUVERSTO ODE A DO + DUT THE O LITCH DITC OF THE RECIDED TIME INTERNAL FOR
0184 40	418	MAY ARE FOUNDE O DION DUIS OF THE DEDIDED THE DATERVAL FOR MAY ARA.A : A CONSECUTIVE PHASES IN 274
0188 2638	419 HERE9:	INTO HERE9
0130 3430	420 HERE10	: JTO HEREIO ; WAIT FOR TO TO BE PRESSED
018F 18	471	INC RO
0190 OF	422	MND A,P7
0191 47	423	SWAP A
0192 AA	474	MOV R2,A
0193 05	427	MUVU A, 25 ; FUT THE NUMBER OF PHASES THAT ARE TO ELAPSE SETWERN
(7) 74 99 (105 AA	4/0 107	NOU ADA A COEED CODECTION IN LOCATION COU
VI / HV	A00	NUA WAARA DEECH CANALLIYAA IN LAMATIGA YOU
0195 2340	429	MOV A. #40H : DISABLE THE INPUT SWITCH ID EXPANDER
0178 37	430	OUTL PLAS : AND ENABLE THE LED/DAC TO EXPANDER
0199 7300	431	MOV A, #OCH ; DISABLE THE 2 MAXIMUM DAC LATCHES
0198 30	432	MOVID P5.A : AND ENABLE THE 2 FIELD DAC LATCHES
0196 27	433	CLR A ; DISARLE THE 2 MINIMUM
0170 30	4.34	MUVU MANA I ANU Z KULIUM UAU LAICHES MUU GO HOOD
0175 KG2U A10A SA	4.50 406	ANN AU-MANN MANE THE A LON DITE IN LOCATION ONLY
01&1 3E	437	MOVE PALA : OUT TO THE FIELD BAC
01A2 47	438	SHAP A : MOVE THE 4 HIGH BITS IN LOCATION 2004
0143 35	439	MOVD P7,A : OUT TO THE FIELD DAC

TSIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 VARIABLE SWITCHING DELAY

PAGE 9

1.00	08.)	LINE	9	SOURCE STATEMENT
0104	2303 30	440 441		MBV A,#03H ; DISABLE THE 2 FIELD BAC LATCHES MOVE P5.4 : AND ENABLE THE 2 MAXIMUM BAC LATCHES
0147	18	442		INC RO
0148	FÓ	443		MOV A. PRO ; MOVE THE 4 LOW BITS IN LOCATION 21H
0149	35	444		MOVD P6, A ; OUT TO THE MAXIMUM VALUE DAC
0144	47	445		SWAP A ; MOVE THE 4 HIGH BITS IN LOCATION 21K
8210	25	446		MUVU P7,A (IUI III (HE MAXIMUM VALUE UAU CUD A
0140 0140	27	44/		ULK A Moun de a « nicadie the o Mayimum dag Latcheg
0160	2200	440		MOVIAL FORM & DIGHTLE FOR Z DHATNUM DHG CHICHEG
0180	30	450		MOVE PALA ; ENABLE THE 2 KINIMUM DAC LATCHES
0181	18	451		INC RO
01R2	F0	452		MOV A. &RO ; MOVE THE 4 LOW BITS IN LOCATION 22H
0183	Æ	453		MOVD P6.A ; OUT TO THE MINIMUM VALUE DAC
0184	47	454		SWAP A ; MINE HE 4 HIGH BLIS IN LUCATION ZZH
0180	.vr 2202	400		MAN A 469H (RICAR E THE 9 MINIMUM VALUE, NAL MAN A 469H (RICAR E THE 9 MINIMUM RAC LATCHER
0100	36 Xofeb	4.00		MOUN PALA : AND ENDRIE THE 2 ROTTOM DAG LATCHES
0189	18	458		INC RO
01RA	FÒ	459		MOV A, ORO ; MOVE THE 4 LOW BITS IN LOCATION 23H
0198	3E	460		MOVD 26.A : OUT TO THE BOTTOM DAC
0180	47	461		SWAP A : MOVE THE 4 HIGH BITS IN LOCATION 23H
0180	32	462		MUVIP/A : LUI III INE BUILLAM DAL.
0.00F	30	40.5 AA.A		MANN PALA : RISARIE THE 2 ROTTOM RAC LATCHES
		465		
01£9	2300	:64		MOV A, #OCOH
<u> </u>	19. j	147		QUTL P1, A ; DISABLE THE LED/DAC TO EXPANDER
0107	27	463		CIR A
0104	30 Not	459		UNIL PZ-A ; ENABLE THE MAIN PRUSHAM IN EXPANJER
010.5	401-3	470	UCDC12:	UNIT HEREIT - UNIT EAR TI TA RE DECCER RECARE CTARTING THE MATAR T
0109	BCE4	472	LICHT, 1.74	MOV RA. #-10 : ALLOW ONLY TO ATTEMPTS TO START THE MOTOR
0108	R829	473	RESTRT:	MOV RO, #29H
0100	R011	474		MOV @RO, #11H : INITIALIZE TO START OF 4 PHASE CYCLE
0105	<u>P828</u>	475		MOV RO, #28H ; PUT THE NUMBER OF PHASES TO ELAPSE BETWEEN EVERY
Q101	⊱ 0	476		MUV A, ARO ; SET OF 4 CONSECUTIVE PHASES USED FOR SPEED CORRECTION
0102	9409	4770		A IN THE HULLING AND A THE AULUMENTATION
0104	RROA	479		MOV R3, #100 DATA2 : STORE THE LOCATION CONTAINING THE ADDRESS
•••	•	480		; OF THE INTERRUPT THAT COUNTS FOR 4 PHASES
		481		: IN R3
0104	2400	432		MP (NWARD)
0105	KR04	- 483 404	WALLSP:	MIN S(3,#[]W (ATA) : STINE HE [ICATION (JANA[N]N) (AF FIRST
0100	0000	405		FINITARUTI HUMENDO IN AU MAU DA HOOL • HEE LAPATIAN OOL AS THE HAPPYING DECISIED TA VEED
01DC	40	496		MAY WARGON , GET COCHTON AND HA THE WARGATO RECITCER TO REF.
·· · ///		487		COUNT IS MADE
ាល	2304	483	ONWARD:	MOV A, #04H
OIDF	3E	489		MOVD PA.A : SELECT SENSE INTERRUPT
0150	8014	470		MUN H5-#20 ; NUMBER OF TIMER OVERFLOWS BEFORE A RESTART IS ENTERED
0150	2200	471 800	MOECT	MOU A. H-10 + CTART DELAVED END 10 HMITE
0154	1405	492	Carli Qui M	CALL MATTEM
		494		The Parks of the Parks of the Parks

ISTS-T VARTAB	I MCS-48/UPT F SWITCHING	-41 Macro As: Delay	35M81.5R, V3.0 PAGE 10
LOC	NB.)	LINE	SOURCE STATEMENT
0156	8910	495 496	ORL P1,#10H : SWITCH ON THE FIELD TRANSISTOR UNTIL THE FIELD ; CURRENT REACHES THE VALUE DETERMINED BY THE FIELD DAC
01E8 0200	4400	497 498	JMP FON ORG 2004
0200	0F 49	499 F(IN: 500	MOVD A.PS : CHECK FIELD CURRENT LEVEL
0202	0F	501	MOVD A, P6 : CONFIRM WITH A DELAYED CHECK
0203	1208	502 503	JRO MSEN
0206	4400	504 505	., MP FON
0208	00 1205	506 MSEN:	MOVD A, P4 ; INITIAL POSITION SENSE, SIGNAL IS DUE TO D(IF)/D(T)
0208	7713	508 SOAD:	(B3 SAO ; SENSED CD MEANING POSITION A
0200 020F	4420 321F	510 SOBC:	UB1 SCO ; SENSED AB MEANING POSITION D
0211	4419	511 512	UMP SBO : SENSED DA MEANING POSITION B
0212	PEA1	513 514 sen:	: DEFINE R7 AS CURRENT PHASE SWITCH, R6 AS NEXT PHASE SWITCH
0215	RE02	515	MOV R5, #02H
0717	9429 BF02	517 \$BO:	MOV R7.#02H
0219	RE04 4429	518 519	MAV 86,#044 JMP 51
021F	BF04	520 500:	MRV R7, 30491 MRV R7, 30491
0273	4429	522	
0725 0227	8F03 8F01	523 <u>80</u> 01 524 525	MOV RA. #01H
		526 527	: STAGE 1
0229	8874	528 51:	MOV RO, #24H
0228 022C	49	077 230	MOV RIA : INTO RI
0220 0225	18 F0	531 532	INC RO MOV A-@RO ; PUT THE 8 HIGH RITS OF TIME DELAY IN LOCATION 25H
022F	44	533 534	MOV R2, A : INTO R2
0230	FF 25	535 537	MOV A.RG \mathbf{M} A.RG \mathbf{M} A \mathbf{M} ENADLE WEYE PURCE TO INCLUDE TO INTERCURPT
0231	FF	537	MOV A.R7 MOV A.R7
0733	43E0 39	538 529	OUTL PLA ; TURN OFF THE FIELD AND TURN ON THE SELECTED PHASE
0736	79NF	540 541	ANL 21,400FH : TURN OFF THE PROHIBITION OF DAC CURGENT RECULATION
0738	27 42	542 542	
0234	07 55 50	544 544	STRT T : START THE TIMER FROM O
073B 023D	ACC: AO	546 546	MOV NOTATION I CLEAR THE RELIGE STIR OF ACTUAL TIME IN 35H FOR MOV @ROTA : THE FIRST CYCLE
023E	05	547 548 549	EN I : ENABLE THE EXTERNAL INTERRUPT

tsis-t Variari	t MCS-48/UP LE SWITCHIN	i-41 Marro G dei av	ASSEMBLE	R, V3.0		PA	GE 11							
(.nc	0 B .J	LINE	SOURC	E STATEM	ENT									
023F 0241 0243 0245	2640 1645 4435 8835	550 Work 551 552 553 More	(1: .NTO .)TF .MP	WORKL2 MORET1 WORKL1 R0.#35H	: INCREI	MENT THE	8 нісн	BITS OF	ACTUAL	TIME IN				
0247	10	554	TNC	ero	: LOCAT	Ion 35h	0.1101			·				
0248 024A	FD3F 4473	555 556 557	n.jnz .jmp	R5. WORK NSTRT	L1									
0240 074E	3659 1652	558 WORK 559	(1.2: .)TO 	CHANG1 MORET2										
0250 0252	4440 8835	560 561 MORE	.JMP 77: MOV	10000012 1011-112	: INCREI	VENT THE	8 HIGH	BITS OF	ACTUAL	TIME IN				
0254	10	562	INC	ero	(ICAT	ICN 35H	,,							
0257	4473	564 545	, jmp	NSTRT	4.2									
0259	8803	566 (HAN 567 568 549	VAI: MQV	83 . # LOW	datas ; ;	STORE T OF THE DESTRED	He Loca Interru Spfed	fion con Pt routi In r3	TAINING ME THAT	The addi Changes	ress The			
0258	4448	570 WORK	AL3: JNTI	WORKL 4										
0250 025F	1661 4458	571 572	.JTF .IMP	MORET3 WORKL3										
0261	8835	573 MORE	T3: MOV	R0.435H	; INCRE	MENT THE	8 HIGH	BITS OF	ACTUAL	TIME IN				
0264 0264 0266	ED58 4473	575 575 576	ini. Ilinz .imp	R5. WORK	1.3	1000 -3534)								
0268	5620	578 WORK	0.4: JT1	CHANG2										
0 ?6A 0260	166E 4469	579 520	.ITF	MORETA										
076E	R835	581 MORE	T4: MOV	R0.#35H	; INCRE	MENT THE	8 HIGH	RITS OF	ACTUAL	TIME IN				
0270	10 FDA9	582 583	INC D. N7	ero es.uork	: LOCAT	ION 35H								
0273	15	534 NST	राः Dis	I										
0274	65 2200	585 594	STOP	TCNT										
0277	39	587		P1,A ;	TURN OF	F THE TR	ANSISTO	2						
0273	10 FC	588 500	INC MOU	R4 : IF A.RA	10 TRTA	ls are li	P THEN :	stop til	L TH IS	PRESSED	again			
0274	C67E	590	JZ 0	VERTO										
027F	24CB 24C5	591 592 OVER	MP.	RESTRT										
0770		593												
0280	REOR	594 (HAM 595 596	VG2: MOV	83, 4 0,00	DATA3 :	STORE T OF THE DESIRED	HF LOCA INTERRU SPEED	tion con Pt routi In 83	TATNING NE THAT	THE ADD CHANDES	ress The			
0232	443F	597 598	.)MP	WORKL 1			· · · · · · · · · · · · · · · · · · ·							
		599	FND											
USER S	YM9015	IANGE ADED	ሮሀለእር።ን	0294	PATAI	0009	ΠΔΤΛΟ	0004	Πάτλο	0000	חבי השי	0002	מיאה הרים	0005
DEL INC	000F FX	TINT 0003	FINIS	00F2	FGN	0200	HEREI	0140	HERE10	0190	HERE11	0105	HERE12	0107
mente/	10147 HE	NEX 0123	HERE4	0100	HENED	0155	r:- Hr /.	015/	HENE/	0174	HF KF 3	077H	(北)(1-7	0128

ISIS-II MCS-48/HPI-41 MACRO ASSEMBLER, V3.0 VARIABLE SWITCHING DELAY

PAGE 12

HIGHES COFF	LOWEST CODA	MOREIN COE7	MORETI 0245	MORET2 0252	MORET3 0261	MORETA 026E	MREST 01E2
MSEN 0208	NSTRT 0273	ONWARD OIDD	OVERTO 027E	SESET 013C	RESTRE 0108	SOAD 0208	308C 020F
Si 0229	SAO 0213	SBO 0219	SC0 021F	SDO 0225	SFRVE1 0016	SERVE2 0048	SERVES OOFA
SKIPDE COCE	SKIPIN OOAC	STRICT 007C	SYSRGT 0000	TIMINT 0007	TOWERE COA4	WAITIT 000C	WAITSP 0103
WAITTE 0010	WAITTM OOOF	WATSP1 00A2	WORKL1 07:3F	NORKL2 024C	WORKL3 0258	908KL4 0268	WTMR 0014

ASSEMBLY COMPLETE. NO ERRORS

-18

-1880

38

-

......

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 CONSTANT SPEED VIA VARYING CURRENT

PAGE 1

ł	l oc	08.1	(, TNE	9	OURCE STATEMENT
			1 2 3 4 5 4 7 8 9 10112131415161718192012223242562228930		; PROGRAM TO RUN THE MOTOR AT A FIXED SPEED ; INITIALLY THE FIGLD TRANSISTOR IS TURNED ON AND THE FIGLD ; CURRENT IS ALLOWED TO RISE INTIL IT REACHES A MAXIMUM LEVEL ; DETERMINED BY THE MAXIMUM VALUE FED IN ON THE DATA INPUT SWITCHES. ; A RESTART WILL ALSO SUBJECT FIELD CURRENT TO THE SAME REGULATION. ; PHASE CURRENT WILL BE KEPT BETWEEN THE MAXIMUM AND MINIMUM ; LEVELS DETERMINED BY THE MAXIMUM VALUE FED IN ON THE DATA INPUT ; SWITCHES. THE MINIMUM LEVEL IS SET AT HALF THE MAXIMUM LEVEL. ; THE TIME INTERVAL FOR 4 CONSECUTIVE PHASES AT THE DESIRED FIXED ; SPEED IS FED IN ON THE INPUT DATA SWITCHES. THE CALCULATION OF ; ACTUAL TIME INTERVAL - DESIRED TIME INTERVAL IS PERFORMED ; FOR 4 PHASES USING 2 REDISTER ARTITMETIC. IF THE RESULT IS POSITIVE, THEN THE MOTOR SPEED IS TOO SLOW AND THE CURRENT LEVEL ; IS INCREASED. IF THE RESULT IS NEOATIVE, THEN THE MOTOR SPEED ; STOD FAST AND THE CURRENT LEVEL IS DECREASED. ALSO FED IN ; ON THE INPUT DATA SWITCHES IS THE NUMBER OF PHASES THAT ARE TO ; ELAPSE BETWEEN EVERY SET OF 4 CONSECUTIVE PHASES THAT ARE TO ; ELAPSE BETWEEN EVERY SET OF 4 CONSECUTIVE PHASES THAT ARE TO ; ELAPSE BETWEEN EVERY SET OF 4 CONSECUTIVE PHASES THAT ARE TO ; ELAPSE BETWEEN EVERY SET OF 4 CONSECUTIVE PHASES THAT ARE TO ; ELAPSE BETWEEN EVERY SET OF 4 CONSECUTIVE PHASES THAT ARE TO ; ELAPSE BETWEEN EVERY SET OF A CONSECUTIVE PHASES THAT IS USED ; FOR SPEED CORRECTION. EXTERNAL INTERRUPTS TO UNDICATE DEFECTION ; OF THE NEXT PHASE WILL BE TRICGERED BY ZERO CROSSINGS OF THE ; SENSE WAVEFORMS GOING FROM NEGATIVE TO POSITIVE POLARITY. ; TO RUN THE MOTOR: ; 1.) ON P73 TO P40 INDICATE THE MAXIMUM CURRENT LEVEL WITH P73 ; AS THE MSB AND P40 AS THE LSB. ON P53 TO P40 INDICATE THE ; NUMSER OF PHASES THAT ARE TO FLAPSE BETWEEN EVERY SET OF 4 ; CONSECUTIVE PHASES THAT ARE TO FLAPSE BETWEEN EVERY SET OF 4 ; CONSECUTIVE PHASES THAT ARE TO FLAPSE BETWEEN FVERY SET OF 4 ; ON P73 TO P40 INDICATE THE DESIRED TIME INTERVAL WITH P73 ; AS THE MSB AND P40 AS THE LSB. ; PRESS T1. ; 3.) PR
	0000 0000	0400	32	SYSRST:	ORG O SYSTEM RESET
	0003 0003 0004	FB R3	35 35 37 38 39	EXTINT:	ORD 3 ; EXTERNAL INTERRUPT MOV A.R3 ; JUMP TO THE EXTERNAL INTERRUPT POLITINE WHOSE LOCATION JMPP @A : IS STORED AT THE ADDRESS IN R3
	0007 0007 0008	35 93	40 41 42 43 44	TIMINT:	ORG 7 ; TIMER INTERRUPT DIS TONTI RETR
1	0009 000A	90 A0	45 46 47 48	Data1: Data2:	DR LOW SERVE1 DB LOW SERVE2
,	0008 0008 000F 000F 0005	2380 39 3A 240F 3611	49 50 51 52 53 54	RESET: HERE1: HERE2:	MOV A.#80H : TURN OFF THE TRANSISTORS, ENAPLE THE INPUT SWITCH IO OUTL P1.A : EXPANDER, AND DISABLE THE LED/DAC IO EXPANDER OUTL P2.A : DISABLE THE MAIN PROGRAM IO EXPANDER .NTO HERE1 .TO HERE2 : WAIT FOR TO TO BE PRESSED

ISIS-II MCS-48/U CONSTANT SPEED V	PI-41 MACRO AS TA VARYING CUR	REMBLER, V3.0 PAGE 2 RENT
LOC OBJ	LINE	SOURCE STATEMENT
0013 8820	55	M3V R0.#20H
0015 B930	54	MOV R1, #30H
0017 0F	5/ 50	
0019 44	59	MOV 82-A
001A 0E	60	MOVD A.PS
001R 44	61	ORL A.R2
001C A0	<u>62</u>	MOV @ROTA ; KEEP THE ORIGINAL MAXIMUM VALUE IN LOCATION 20H
001E 97	0-3 4 <u>4</u>	NUM RATHER FACER THE UNUMER OFFICIAL VALUE IN LOCATION 304
001F 67	65	RRC A : TO OBTAIN THE MINIMUM VALUE
0020 18	66	INC RO
0021 19	67	
0072 A0	68 7 0	MUN WHOLA I KEEP THE URIGINAL MINIMUM VALUE IN LIGATION 21H
0023 HL 0024 0B	97 70	MOUN ALPS
0025 47	71	SWAP A
0026 AA	72	MOV R7.A
0027 05	73	MOVD A, P6
(8)/8 44	/4	URL ANKZ INC DA · DHT THE NUMBER OF FLADGER PHAGED IN LOCATION 200
0024 40	7.5	MOV ØROLA
0028 4628	77 HERE3:	INTI HERE3
0020 5620	78 HERE4:	JT1 HERE4 ; WAIT FOR TI TO BE PRESSED
0077-00	79	MUVU A.P.5 CUAO A
0030 47	.34 81	WAR H MAN 82.0
0032 00	82	MOVD A, P4
0033 44	83	CRL A.R2
0034 19	84 25	INC R1 ; MOVE THE 8 LOW BITS OF THE DESTRED TIME TO MEMORY
00.00 (4)	80 04	MUV 281,4 ; [[0.4][UN 321 MOUR A 27
0037 47	87 87	SWAP A
0038 AA	38	MOV R2,A
0039 OF	37	MOVD A.P.S
0030 40	90	ORL A.R2 INC DI : MONE THE A LIGH DITC OF DECIDED TIME TO MEMODY LOCATION
CO3C A1	97 97	MAN 821.0 : 224
003D 263D	93 HERE5:	JNTO HERE5
003F 363F	94 HERE6:	JTO HERES ; WAIT FOR TO BEFORE RUNNING THE MOTOR
0041 BCF6	95 of protot	MOV R4,#-10 ; ALLOW ONLY 10 ATTEMPTS TO START THE MOTOR
0043 8824 0045 8011	20 NO141	1 DUV RUJ 7744 F INCHELIZE DJ START UF 4 PHASE DYDLE MOV 880.8118
0047 BR09		MOV R3, #LOW DATA1 ; STORE THE LOCATION CONTAINING THE FIRST INTERRUPT
	99	; ADDRESS IN R3
0049 K877	100	MOV RO. #22H ; MOVE THE NUMBER OF PHASES TO ELAPSE REFORE THE FIRST
0040 AQ	101	nov μ.επο 3 4 Ρπερη Labor Calumon (NOU KZ MOV R2.Δ
004n 2340	iðž	MOV A. #40H ; DISABLE THE INPUT SWITCH TO EXPANDER
004F 39	104	CUTL P1.A : AND ENABLE THE LED/DAC TO EXPANDER
0050 730F 0052 20	105	MUV ASTOLET ; ENABLE THE 2 FIELD DAG LATCHES
0053 27	105	CRAVE FIGHT FIND THE ZINHARDER DAY LATENCES
0054 30	103	MOVO P4.A : AND 2 BOTTOM DAC LATCHES
0055 6820	109	MOV RO.#20H

.

TSTS-UT MCS-48/UPI-41 MACRO ASSEMPLER, V3.0 CONSTANT SPEED VIA VARYING CURRENT

PAGE 3

LOC ORU	LINF	SOURCE STATEMENT
0057 E0 0058 3E 0059 47 0054 3E	110 111 112 113	MOV A.0RO ; MOVE THE INITIAL 4 LOW BITS OUT MOVD P6.A ; TO THE FIELD AND MAXIMUM DACS SWAP A ; MOVE THE INITIAL 4 HIGH BITS OUT MOVD P7.A ; TO THE FIELD AND MAXIMUM DACS
0058 77 0050 30 0059 2300 005F 30	114 115 116 117	NOVD PS-A ; AND 2 MAXIMUM DAC LATCHES MOV A-#OCH ; ENABLE THE 2 MINIMUM DAC LATCHES MOVD P4.A
0060 18 0061 F0 0062 3E	118 119 120	INC RO MOV A, &RO ; MOVE THE INITIAL 4 LOW RITS OUT MOVD P6.A ; TO THE MINIMUM DAC
0063 47 0064 35 0065 2303 0067 26	121 122 123	SWAP A : MOVE THE INITIAL 4 HIGH BITS OUT MOVD P7.A : TO THE MINIMUM DAC MOV A.#O3H : DISABLE THE 2 MINIMUM DAC LATCHES MOUD PALA : AND SHAPLE THE 2 POTTOM DAC LATCHES
0068 27 0069 35 0064 2308	125 126 127	CLR A : MOVE THE 4 HIGH BITS OUT MOVD P7.A : TO THE BOTTOM VALUE DAC MOV A.#8 ; MOVE THE 4 LOW BITS OUT
006C 3E 006D 27 006E 3C	128 129 130	MOVD P6,A ; TO THE BOTTOM VALUE DAC CLR A ; DISABLE THE 2 BOTTOM DAC LATCHES MOVD P4,A MOVD P4,A
0071 39 0072 27 0073 34	131 132 133 134	OUTL P1,A OUTL P1,A OUTL P1,A OUTL P2,A
0074 2460	135 136 137	UMP MREST
0076 2355 0078 62 0079 55 0078 1675	138 WAITT 139 WAITTM 140 141 WAITTF	: MOV A, #-1 ; WAITII WAITS FOR 1 (IMEN ONL) : MOV T,A ; WAITIM WAITS FOR # OF (INITS OF TIME STRT T ; EQUAL TO THAT IN A : JTF WIMR ; WAITIF WAITS FOR TIMER FLAG
007C 047A 007E 65 007F 93	147 143 WTMR: 144	JMP WAITTE STOP TONT RETR
0020 EE	140 146 147 (40 CEDUE1	; EXTERNAL INTERRUPT ROUTINES
0081 43E0 0083 39 0034 99DF	149 150 151	ORL A, #0E0H OUTL P1.A ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE ANL P1.#00FH ; TURN OFF THE PROHIBITION OF DAC RECULATION
0086 27 0087 62 0088 55	152 153 154 155	CLR A MOV T,A SIRT T ; START THE TIMER FROM O
0089 8835 0038 A0 0080 8014	156 157 158 159	MOV RO.#35H ; CLEAR THE & HIGH BITS MOV &RO.A ; OF ACTUAL TIME IN 35H MOV R5.#20 ; NUMBER OF TIMER OVERFLOWS BEFORE A RESTART IS ENTERED
003E FE 003E AF 0030 47	150 141 162	MOV A.RA ; UPDATE PHASE REGISTERS R7,R6 MOV R7,A SWAP A
0091 45 0092 57	163 164	081_A-86 81_A

<u>1:36</u>

ISIS-JI MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 CONSTANT SPEED VIA VARYING CURRENT

 LOC
 OR-I
 LINE
 SOURCE STATEMENT

 0093
 530F
 165
 ANL A, #OFH

 0095
 AF
 166
 MOV R6-A

 167
 0096
 3F
 168
 MOVD P7-A ; ENABLE NEXT PHASE TO INPUT TO INTERRUPT

 0097
 RCF6
 170
 MOV R4-#-10 ; IF AN UNDERSPEED OCCURS AFLOW 10 RESTART ATTEMPTS

PAGE

4

0099	60	172	DEC 82
0000	EA	172	
0078 0000		4.7.5 4.77A	RUY H102
(8/78	7077	1/4	
()()411	Reduc	1/5	MOV K3, #JJW JATAZ ; SIDAE THE LUCATION CONTAINING THE ADDRESS (P
		176	: THE INTERRUPT THAT COUNTS FOR 4 PHAGES IN R3
009F	93	177 FINIS	RETR
		178	
0000	65	179 SERVE2:	STOP TONT ; STOP THE TIMER COUNT
		190	
0041	CC	101	NOU A DZ
0000	1050	101	
UUHZ	4,520	13/	UNIT HERE AND A THE ALL ALL ALL ALL ALL ALL ALL ALL ALL AL
0064	39	183	WILL PISA ; IUKN UPP THE OLD PHASE AND MURN IN THE NEW PHASE
00A5	990F	184	ANL P1,#ODFH : TURN DFF THE PROHIBITION OF DAC PECKLATION
		185	
0047	42	136	MOV A.T
0048	ΔÅ	187	MOV R2.4 : PHT THE TIMER COUNT IN R2
0009	27	102	CIP A
0000	20	100	
	07 55	107	RUN LNH Otot I.a. Otot The Timed Cook A
0040	.).) DD4.4	170	DIN I - STHAT TOC TITER FRUIT OF DEFENSE A DESTANT TO ENTERING
uqta.	8014	171	MUV ND; #20 ; NUMNER UF ITMER UVERF), UNS BEFURE A RESTART IS ENGERED
		192	
OOAE	FE	193	MOV A.R6 ; UPDATE PHASE REGISTERS R7,R6
004F	AF	194	MOV R7,A
00B0	47	195	SWAP A
0081	4F	196	<u>181</u> A.86
00B2	F7	197	RI A
0/07	5700	100	
00/0.) 00055	AF	170	SHIME HISHING I
for the second s	Ar	177	TUV KOTA
		200	
0086	32	201	MOVD P7-A ; ENABLE NEXT PHASE TO INPUT TO INTERRUPT
		202	
0087	RCFF	203	MOV R4, #-10 ; IF AN UNDERSPEED OCCURS ALLOW 10 RESTART ATTEMPTS
		204	
0089	R974	205	MOV 80.474H
CORR	50	204	MOU G. 880
0000	57	207	
	AQ	200	AL 7 Mol Add A , update doction index in a duade over 5
0000	40 1001	208	THE PROVE OF THE POSTION INDEX IN 4 PHASE LINE,
0065	(20)	2017	UBU CINCHAK ; HAVE COMPLETED A 4 PHASE COLLE
(A)8.33	37(1)	210	JEL SIRICI + JUST STARTING A CYCLE
00172	H3:34	211	MOV RO, #34H ; 34H CIDITATINS THE 8 LOW BITS OF ACTUAL TIME
		212	; 35H CONTAINS THE 8 HIGH BITS OF ACTUAL TIME
00004	FA	213	MOV A.R?
0005	60	214	ADD A, ARO ; UPDATE THE 8 LOW BITS OF ACTUAL TIME IN 34H
0004	20	215	MOV ØRO, A
0007	FACE	216	INC LATER1
0000	10	717	THE CALL
0000	40	210	UPU NV THE ADD & HODATE THE O HIGH DITE OF ACTUAL TIME IN OFFI
0.6.9	10	210 310 / ATCD1+	1960 2010 1 OFTHERE FOR & MILLON DELES UN HULLONE (N. 378 DETE
ાત મુખ્ય	7.5	ZIT LAIENT	NC 13

ISTS-II MCS-48/HPI CONSTANT SPEED VIA	1-41 MACRO AS: A VARYING CURI	SEMBLER, V3,0 PAGE 5 RENT
1,0 C (B .)	LIME	SOURCE STATEMENT
0000 BR34 0000 FA 000F A0 000F 93	220 STRTCT 221 222 223 223	: MOV RO,#34H MOV A,R2 ; PUT THE LOW & BITS OF MOV @RO-A ; ACTUAL TIME IN 34H RETR
0001 9834 0003 FA 0004 60 0005 F609 0007 18	724 (dirchk) 225 226 227 228 227	: MUV RO.#34H MOV A.R2 ; PLACE THE UPDATED 3 LOW BITS OF ADD A.@RO ; ACTUAL TIME IN THE ACCUMULATOR UNC SKIPIN INC RO ; UPDATE THE 3 HIGH BITS OF ACTUAL TIME IN 35H
0008 10 0009 8832 0008 37 0000 60 0000 37	229 230 SKIPIN 231 232 233	INC @R0 HOV R0,#32H CPL A ADD A-@R0 CPL A
oode aa oode bass	234 235 235	MOV R2.A ; PUT THE LOW & RITS OF ACTUAL TIME - THE LOW & BITS OF ; DESIRED TIME IN R2 MOV R0,#35H
00E1 F0 00E2 8000 00E4 8833	237 238 239 240	MOV A.@RO ; PUT THE 8 HIGH BITS OF ACTUAL TIME IN THE ACCIMULATOR MOV @RO,#O ; CLEAR THE 8 HIGH BITS OF ACTUAL TIME IN LOCATION ; 35H FOR THE NEXT CYCLE MOV BOL#33H
00F4 37 0057 70 0058 37 0059 2400 0100	24) 242 243 244 244 245	CPL A ADDC A, &RO CPL A : HIGH 8 BITS OF ACTUAL TIME - HIGH 8 BITS OF DESIRED TIME JMP NPAGE ORG 100H
0100 F23F 0102 960E 0104 FA 0105 960F 0107 B822 0109 F0 0108 8809	246 NPAGE: 247 248 250 251 252 252 253 253 255	UB7 CURDCR ; ACTUAL TIME IS LESS THAN DESIRED TIME ; ACTUAL SPEED IS GREATER THAN DESIRED SPEED ; DECREASE THE CURRENT JNZ CURINC ; FOR ANY OTHER NONZERO NUMBER INCREASE THE CURRENT MOV A.R2 JNZ CURINC MOV R0.422H ; MOVE THE NUMBER OF PHASES TO ELAPSE BEFORE THE MOV A.GRO ; NEXT 4 PHASE COUNT INTO R2 MOV R2.A MOV R3.4LOW DATA1 ; STORE THE LOCATION CONTAINING THE FIRST INTERCEPT
0100 93 0105 8A80 0110 997F 0112 27 0113 30 0114 230C 0116 3C 0117 8330 0117 8330	256 257 258 CURINC: 259 260 261 262 263 264 265	: ADDRESS IN R3 RETR : IF ACTUAL TIME = DESIRED TIME. THEN LEAVE THE CURRENT UNCHANGED ORL P2. #ROH : DISABLE THE MAIN PROGRAM IO EXPANDER ANL P1. #7FH : ENABLE THE LED/DAC IO EXPANDER CUR A : DISABLE THE FIELD AND MAXIMUM DAC LATCHES MOVD P5.A MOVD P5.A MOVD P4.A : AND ENABLE THE ROTTOM DAC LATCHES MOVD P4.A : AND ENABLE THE MINIMUM DAC LATCHES MOV R0. #30H
0114 F0 0118 9620 0110 80FF 011F F0 0120 97 0121 67 0122 18 0123 A0 0123 A0 0124 35	265 267 268 269 270 NOTHJ: 271 272 273 273 274	MOV A. 9RO INZ NOTHI MOV &RO. #OFFH : UNLESS THE MAXIMUM VALUE ALREADY IS AS MOV A. 9RO I LARGE AS POSSIBLE CLR C : DIVIDE THE MAXIMUM VALUE BY 2 RRC A : TO OBTAIN THE MINIMUM VALUE INC RO MOV 9RO.A : PUT THE UPDATED MINIMUM VALUE IN LOCATION 31H MOVD P6.A : MOVE THE 4 UPDATED LOW BITS OUT TO THE MINIMUM DAC

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 CONSTANT SPEED VIA VARVING CURRENT

PAGE 6

100	(1Ŗ. I	LINE	SOURCE STATEMENT
0125 0124 0127 0128 0127 0128 0120 0128 0126 0127 0130 0131 0133 0134 0138 0138 0138 0138	47 3F 27 30 2303 30 8330 F0 35 47 35 27 30 8980 947F 8822 F0 44 8809 93 9490	275 276 277 278 279 280 281 282 283 284 285 285 286 287 288 289 290 291 292 293 294 295 294 295	SWAP A MOVD P7.A : MOVE THE 4 UPDATED HIGH BITS OUT TO THE MINIMUM DAC CLR A : DISABLE THE 2 MINIMUM DAC LATCHES MOVD P4.A MOV A, #03H ; ENABLE THE 2 MAXIMUM DAC LATCHES MOVD P5.A MOV R0.#30H MOV A.@RO : MOVE THE UPDATED 4 LOW RITS OUT MOVD P6.A : TO THE MAXIMUM DAC SWAP A : MOVE THE UPDATED 4 HIGH BITS OUT MOVD P7.A : TO THE MAXIMUM DAC CLR A : DISABLE THE 2 MAXIMUM DAC LATCHES MOVD P5.A CLR A : DISABLE THE 2 MAXIMUM DAC LATCHES MOVD P5.A CRL P1.#80H : DISABLE THE LED/DAC JO EXPANDER ANL P2.#7FH : ENABLE THE LED/DAC JO EXPANDER MOV R0.#22H : MOVE THE NUMBER OF PHASES TO ELAPSE BEFORE THE MOV R0.#22H : MOVE THE NUMBER OF PHASES TO ELAPSE BEFORE THE MOV R3.#LOW DATA1 : STORE THE LOCATION CONTAINING THE FIRST INTERRUPT : ADDRESS IN R3 RETR OPL P2.#POW : DISABLE THE MAIN PROGRAM IO EXPANDED
013F 0141 0143 0144 0145 0145	8480 997F 27 30 230C 30	294 CURDCR: 297 298 299 300 301	ORL P2,#ROH : DISABLE THE MAIN PROGRAM IO EXPANDER ANL P1,#7FH ; ENABLE THE LED/DAC TO EXPANDER CLR A : DISABLE THE FIELD AND MAXIMUM DAC LATCHES MOVD P5.A MOVD P5.A MOVD P4.A ; AND ENABLE THE BOTTOM DAC LATCHES MOVD P4.A ; AND ENABLE THE MINIMUM DAC LATCHES
0148 0149 0149 0149 0149 0149 0149 0155 0155 0155 0155 0155 0155 0155 015	8930 F0 A0 97 47 18 A0 35 47 35 47 35 30 8830 56 35 47 35 35 30 35 47 35 35 35 35 35 35 35 35 35 35 35 35 35	302 303 304 305 305 307 308 309 310 311 312 313 314 315 314 315 316 317 318 319 320 321 322 323 324 325 324 325 324 327 328 329	MOV RO.#30H MOV A.&RO DEC A MOV @RO.A : DECREASE THE MAXIMUM CURRENT VALUE BY 1 DAC LEVEL CLR C : DIVIDE THE UPDATED MAXIMUM VALUE BY 2 RRC A : TO OBTAIN THE UPDATED MINIMUM VALUE BY 2 RRC A : TO OBTAIN THE UPDATED MINIMUM VALUE IN LOCATION 31H MOV @RO.A : PUT THE UPDATED 4 LOW BITS DUT TO THE MINIMUM DAC SWAP A : MOVE THE UPDATED 4 HIGH BITS MOVD P7.A : OUT TO THE MINIMUM DAC CLR A : DISABLE THE 2 MINIMUM DAC LATCHES MOVD P4.A MOV A.#O3H : ENABLE THE 2 MAXIMUM DAC LATCHES MOVD P5.A MOV RO.#30H MOV A.#RO : MOVE THE UPDATED 4 LOW SITS MOVD P5.A MOVD

(39

ISIS-II MCS-48/UPI CONSTANT SPEED VIA	-41 MACRO ASS VARYING CURF	Semaler, V3.0 Page 7 Sent
LOC OBJ	LINE	SOURCE STATEMENT
0168 93	330 331 332	: ADDRESS IN R3 RETR
016C 23EE 016E 1478	323 MREST: 334	MOV A,#-18 ; START DELAYED FOR 18 UNITS CALL WAITTM
0170 8910	3337 3324 3337	ORL P1,#10H ; SWITCH ON THE FIELD TRANSISTOR UNTIL THE FIELD ; CURRENT REACHES THE VALUE DETERMINED BY THE FIELD DAC
0172 0E 0173 A9 0174 0E	338 FON: 339 340	MOVD A-PA : CHECK FIFLD CURRENT (EVEL MOV R1.A MOVD A-PA : CONFIRM WITH A DFLAYED CHECK
0175 59 0176 127A 0178 2472	341 342 343	ANL A,R1 JBO MSEN JMP FON
017A 0C 0178 1281 0170 7285	345 MSEN: 346 247 COAD:	MOVD A,P4 ; INITIAL POSITION SENSE, SIGNAL IS DUE TO D(IF)/D(T) JBO SOBC JBC SAD : SENSED OD MEANING POSITION A
017F 2497 0181 3291 0183 2488	348 349 SOBC: 350	JMP SDO ; SENSED BC MEANING POSITION D JB1 SCO ; SENSED AB MEANING POSITION C JMP SBO ; SENSED DA MEANING POSITION B
0135 8F01 0187 8E02 0189 2498 0189 8F02 0180 8E04 018F 2498 0191 8F04 0193 8E03 0195 2498 0197 8F08 0199 8E01	351 352 353 340: 354 355 380: 357 358 359 300: 341 342 500: 363 364 365 364 365 366	: NEFINE R7 AS CURRENT PHASE SWITCH, R6 AS NEXT PHASE SWITCH MOV R7.4014 MOV R6.402H .MP S1 MOV R7.402H MOV R6.404H .MP S1 MOV R7.404H MOV R6.408H .MP S1 MOV R7.408H .MP S1 MOV R7.408H .MP S1
0198 2304 0190 3E 019F FF 019F 3F 0140 FF 0141 43E0 0143 39 0144 990F 0144 990F	367 81: 368 369 370 371 372 373 374 875 374 375 376 377	MOV A.#04H : SELECT SENSE INTERRUPT MOV A.86 MOVD P7.A : ENABLE NEXT PHASE TO INPUT TO INTERRUPT MOV A.87 ORL A.#0E0H OUTL P1.A ; TURN OFF THE FIELD AND TURN ON THE SELECTED PHASE ANL P1.#0DFH ; TURN OFF THE FIELD AND TURN OF DAC CURRENT REGULATION CLR A MOV T.A MOV T.A
0144 A0 0148 55 014C 8014	379 380 331 382	MOV @RO.A : FOR THE FIRST CYCLE STRT T : START THE TIMER FROM O MOV R5.#20 : NUMBER OF TIMER OVERFLOWS REFRORE A RESTART IS ENTERED
01AE 05	383 384	EN J ; ENARLE THE EXTERNAL INTERRUPT

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 CONSTANT SPEED VIA VARYING CURRENT

LOC OBJ SOURCE STATEMENT LINE 01AF 1683 0181 24AF 385 WORKL1: JTF MORETI MP WORKLI 326 01R3 R835 387 MORET1: MOV R0, #35H 388 01R5 10 INC ORO : INCREMENT THE 8 HIGH BITS OF ACTUAL TIME IN LOCATION 339 : 35H D.INT R5. WORKL1 390 01R6 FRAF 0188 15 391 NIS T STOP TONT 392 0189 65 01BA 2340 01BC 39 01BD 3A80 393 394 MOV A. #40H ; TURN OFF THE TRANSISTOR OUTL P1.A ; AND ENABLE THE LED/DAC ID EXPANDER ORL P2. #80H ; DISABLE THE MAIN PROGRAM TO EXPANDER 395 018F 8820 395 MOV RO, #20H ; PUT THE ORIGINAL MAXIMUM VALUE CONTAINED IN LOCATION otot FO 397 MOV A, eRO 20H 01C2 B930 01C4 A1 398 MOV R1, #30H ; INTO LOCATION 30H CONTAINING THE UPDATED MAXIMUM 399 MOV 081,A VALUE ş 01C5 18 01C5 F0 INC RO PUT THE ORIGINAL MINIMUM VALUE CONTAINED IN LOCATION 400 3 MOV 4, ORO 218 401 ŧ 01C7 19 01C8 A1 402 TNC RI ; INTO LOCATION 31H CONTAINING THE UPDATED MINIMUM MOV RRI,A VALUE 403 \$ 0109 10 404 INC R4 : IF 10 TRIALS ARE UP THEN STOP TILL TO IS PRESSED AGAIN MOV A, R4 OTCA FC 405 JZ AGAIN 01C8 CACE 406 MP RESTRT 01CD 0443 407 JMP HERES 01CF 043D 408 AGAIN: 409 410 END LISER SYMBOLS AGAIN 01CF CURCHK CODI CURDER 013F CURINC 010E DATAS 0009 DATA2 000A EXTINT 0003 FON 0172 MORET1 0183 HEREI HERES 0000 HERES 003F FAN 0011 HERE3 0028 HERF4 0020 000F HERE? Nice 0100 MOCH NDACC

PAGE

8

1.0000000000000000000000000000000000000	0100	thetot	ALCa's	1.12.16.10	9178	MACH ME	4114	UIL HUC	ATAA	NC OC 1	CANID .	469144	(1)/1-4/1	-14/944E1	V (7)0
SOBC	0181	S1	0198	SAO	0185	S80	0188	SC0	0191	SDO	0197	SERVET	0080	SERVE2	00A0
SKIPIN	0009	STRICT	00000	SYSRST	0000	TIMINT	0007	WAITIT	0076	WAITTE	007A	WATTTM	0078	MORKL 1	01AF
UTMR	007E														

FINIS 009F

LATER1 OOCB

COAD

017B

ASSEMBLY COMPLETE, NO ERRORS

ASM48 SUMACC. MAC DEBUG XREF TITLE ('SUMMARY ACCELERATION PROFILE')

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 SUMMARY ACCELERATION PROFILE PAGE 1

LOC GBJ	LINE	EQUIRCE STATEMENT
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 6 7 8 9 10 11 12 13 14 15 6 7 8 9 10 11 12 13 14 15 6 7 8 9 20 21 22 3 4 5 6 7 8 9 20 21 22 3 4 5 6 7 8 9 10 11 12 23 4 5 6 7 8 9 10 11 12 23 4 5 6 7 8 9 10 11 12 23 4 5 6 7 8 9 10 11 12 13 14 5 6 7 8 9 10 11 12 13 14 5 15 16 7 8 9 10 11 12 13 14 15 16 7 8 9 10 11 12 13 14 15 16 17 10 11 12 23 14 15 16 17 10 11 12 23 14 15 16 17 10 11 12 23 14 15 15 10 11 12 23 14 15 11 2 23 12 23 12 23 12 23 24 5 2 27 20 11 12 23 24 5 26 27 20 21 22 23 24 5 22 20 21 22 23 24 5 22 23 22 2 20 21 22 23 24 25 22 20 20 21 22 22 22 22 22 22 22 22 22 22 22 22	 PROGRAM FOR ORTAINING A SUMMARY ACCELERATION PROFILE INITIALLY THE FIELD TRANSISTOR IS TURNED ON AND THE FIELD CURRENT IS ALLOWED TO RISE UNTIL IT REACHES A LEVEL DETERMINED BY THE FIELD DAC VALUE FED IN ON THE INPUT DATA SWITCHES, PHASE CURRENT WILL BE KEPT BETWEEN MAXIMUM AND MINIMUM LEVELS DETERMINED BY THE MAXIMUM AND MINIMUM DAC VALUES FED IN ON THE INPUT DATA SWITCHES, PRESSING THE TI BUTTON WILL START THE MOTOR, EXTERNAL INTERRUPTS TO INDICATE DETECTION OF THE NEXT PHASE WILL BE TRIGGERED BY TERO CROSSINGS OF THE SENSE WAVEFORMS GOING FROM NEGATIVE TO POSITIVE POLARITY. TO RUN THE MOTOR: 1.) ON P73 TO P60. THE TOP SET OF DATA INPUT SWITCHES. INDICATE THE FIELD DAC VALUE WITH P73 AS THE MSB AND P60 AS THE LSB. ON P53 TO P40. THE BOTTOM SET OF DATA INPUT SWITCHES. INDICATE THE FIELD DAC VALUE WITH P73 AS THE MSB AND P60 AS THE LSB. ON P53 TO P40. THE BOTTOM SET OF DATA INPUT SWITCHES. INDICATE THE FIRST VALUE TO BE APPLIED TO THE DAC ADDRESSING THE MAXIMUM VALUE(TOP) COMPARATORS WITH P53 AS THE MSB AND P40 AS THE LSB. PRESS TO, 2.) ON P73 TO P60 INDICATE THE FIRST VALUE TO BE APPLIED TO THE DAC ADDRESSING THE MINIMUM VALUE(MIDDLE) COMPARATORS, ON P53 TO P40 INDICATE THE FIRST VALUE TO BE APPLIED TO THE DAC ADDRESSING THE MINIMUM VALUE(MIDDLE) COMPARATORS, ON P53 TO P40 INDICATE THE FIRST VALUE TO BE APPLIED TO THE DAC ADDRESSING THE MINIMUM VALUE (MIDDLE) COMPARATORS, ON P53 TO P40 INDICATE THE FIRST VALUE TO BE APPLIED TO THE DAC ADDRESSING THE MINIMUM VALUE (MIDDLE) COMPARATORS, ON P53 TO P40 INDICATE THE FIRST VALUE TO REAPPLIED TO THE DAC ADDRESSING THE BOTTOM COMPARATORS. PRESS TI. 3.) ON P73 TO P60 INDICATE THE NUMPER OF CONSECUTIVE PHASES FOR WHICH A TIME DURATION IS TAKEN. PRESS TI. PRESS TI. TO ST
0000 0000 0408	31 32 33 SYSRST: 34	ORG 0 ; SYSTEM RESET .MP RESET
0003 0003 047B	35 36 37 FXTINT: 38	ORG 3 : EXTERNAL INTERRUPT UMP SERVIC : JUMP TO THE EXTERNAL INTERRUPT ROUTINE
0007 0007 10	40 41 41 TIMINT: 42	ORG 7 ; TIMER INTERRIPT INC R5 ; WHEN THE LOWER 3 TIME BITS OVERFLOW THEN INCREMENT
0008 160A 000A 93	43 44 45 CLRTF: 44	JTF CLRTF RETR
0008 2380 0008 39 0005 3A 0005 2A05 0011 3611 0013 8820	47 RESET: 48 49 50 HERE1: 51 HERE2: 52	MOV A, #80H ; TURN OFF THE TRANSISTORS, ENABLE THE INPUT SWITCH OUTL P1.A : SWITCH ID EXPANDER, AND DISABLE THE LED/DAC TO EXPANDER OUTL P2.A : DISABLE THE MAIN PROGRAM TO EXPANDER JNTO HERE1 JTO HERE2 : WAIT FOR TO TO BE PRESSED MOV RO, #20H

0015 OF 53 MOVD A+P7 : MOVE THE 4 KIGH BITS OF THE 0016 A0 54 MOV 9R0+A ; FIELD VALUE TO MEMORY LOCATION 20H ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 SUMMARY ACCELERATION PROFILE

PAGE 2

1.00	(18.)	LINE	SOURCE STATEMENT
0017	18	55	TNC RO
0013	ΞÔΞ	56	MOVD A, P6 ; MOVE THE 4 LOW BITS OF THE
0019	' A0	57	MOV &RO, A ; FIFLD VALUE VALUE TO DATA MEMORY LOCATION 21H
0014	13	58	INC RO
- 001F	n n	59	MOVD A.P5 ; MOVE THE 4 HIGH BITS OF THE FIRST
0010	A0	60	MOV BRO, A : MAXIMUM VALUE TO DATA MEMORY LOCATION 22H
0010	18	61	INC RO
0015	00	62	MOND A.P4 ; MONE THE 4 LOW BITS OF THE FIRST
001F	A0	63	MOV BRO, A : MAXIMUM VALUE TO DATA MEMORY LOCATION 234
0020	4620	64 HERE3:	INT1 HERE3
0022	5622	65 HERE4:	JT1 HEREA ; WAIT FOR TI TO BE PRESSED
0074	18	66	INC RO
0025	OF	67	MOVD A.P7 ; MOVE THE 4 HIGH BITS OF THE FIRST
- 0026	AQ	68	MOV PRO, A ; MINIMUM VALUE TO DATA MEMORY LOCATION 24H
0027	18	69	INC RO
- 0028	0E	70	MOVE AND A PA : MOVE THE 4 LOW HITS OF THE FIRST
0075	40	/1	MUV MHU,A ; MINIMUM VALUE IU UATA MEMUKY LOCATION 20H
0074	1 38	12	IND A OF - MOLE THE A LITCH DITO OF THE FLOOT
(0)/}		73	MUVU AND ; MUVE INE 4 HIDE BILLS OF IME FIRST MOU ADD A - DOTTOM DALVE TO DATA MEMORY LOCATION 2001
0074	: AQ	74	MUN MEDIA ; BUILLAN VALUE IN DALA BERUKY DULALIUN 200
(R)/(0005	1 18	/3 7/	ING. KU Mours & da + moure the a foll dite de the cidet
00/25	100 100	/0 77	MOU ADA A • DATTOM UNLIE TA BATA MEMODY LACATION 374
0075	HU 10100	70 UCDES:	NTO UEDER
00.30	1 7000	70 DEDEL+	TA UEDEL + UNIT EAD TA TA BE DOCCOCH
00.37		77 NEMCO+	070 ACARD (MALLE FOR 10 TO DE ENCONED) MAUN A.07
00.25	0F 1 A7	01	CUAD A
00.5	ΛA	0 07	
00.50		22	MOUT A. PA
0039		24	0RL A. 82
0039	20	<u>85</u>	MOU R3.4 : PUT THE NUMBER OF CONSECUTIVE PHASES FOR WHICH A
1,02.37	-A)	ÅÅ	TIME DURATION IS TAKEN IN RS
0034	4630	87 HERE9:	NT1 HESE9
0030	5620	CR HEREIO	: JIT HERETO ; WAIT FOR TI BEFORE THE MOTOR STARTS
003F	2340	39	MOV A. #40H : DISARIF THE IMPUT SWITCH TO EXPANDER
0040	39	90	OUTL PILA ; AND ENABLE THE LEB/DAC TO EXPANDER
0041	2300	91	MOV A. #OCH ; DISABLE THE 2 MAXIMUM DAC LATCHES
004:	3 30	92	MOVD P5,A : AND ENABLE THE 2 FIELD DAC LATCHES
0044	1 27	93	CLR A ; DISABLE THE 2 MINIMUM
0045	5-30	94	MOVD P4,A ; AND 2 BOTTOM DAC LATCHES
004/	R320	25	MOV R0, #204
0049	3 F0	96	MOV A, ERO ; MOVE THE 4 HIGH BITS
()049	2 3E	97	MOVD P7.A ; OUT TO THE FIELD DAC
0044	18	98	(M) RO
()()4]	FO FO	99	MIN A. AKO : MINE 181 4 114 8115
()()41		100	MUVU 26,A ; UUT (U THE FIELD UAU
()()4]	1 7303	101	MUV 9, #03H I DISABLE DE Z FIELD DAU LAICHES MUM DE A CAMP ENADIE THE O MANANIM DAG LATCHES
0941	- 30	107	MUVU YJ,A ; ANU ENAMLE IME Z MAKIMUM DAW, CAUJAES
0050	/ 18 F 70	103]М, МО МОН А АРА → МОНЕ ТИЕ ЕТРЕТ & ИТСИ РТТС
	1 CU 2 OC	(1)4	HUY HERRU } (HVC LOC FORDE + H)UH D(LD Mound d7 A + Out to the Waything UALLE DAG
UUD, AAE1	1 (AF 1 (A)	1900 104	TANG GA TANG GA
ແບກ. ດດະນ) (6 1 50	107	NOU A ADA · MAUE THE EIDET A LAN RITE
00.78		109	HOW BYEND Y HAVE THE REVIEW UNLIFE BAC
005	 	109	CIRA : DISARIE THE 2 MAXIMUM DAC LATCHES
1,010.00		N 19 2	A REAL AND A THAT AND A THAT AN A THAT A THAT A THAT A THAT A THAT AND A THAT AND A THAT A THAT A THAT A THAT A

TSIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 SUMMARY ACCELERATION PROFILE

1.00° 08.3	LINE	SOURCE STATEMENT
0057 38	110	MOVD P5.A
0058 2300	111	MOV A.#OCH ; ENABLE THE 2 MINIMUM DAC LATCHES
0058 30	112	MOVD P4.A
0058 18	113	TNC RO
0050 FÖ	114	MOV AS®RO ; MOVE THE FIRST 4 HIGH BITS
0050 3F	115	MOVD P7.A ; OUT TO THE MINIMUM VALUE DAC
0055 13	114	IN⊂ 20
005F F0	117	MOV A. ORO ; MOVE THE FIRST 4 LOW RITS
0050 35	118	MOVD P6.A : OUT TO THE MINIMUM VALUE DAC
0061 2203	119	MOV A. #OSH : DISABLE THE 2 MINIMUM DAC LATCHES
0063 3C 0064 18 0065 50	120 121	MOVD P4, A ; AND ENARLE THE 2 BOTTOM DAC LATCHES INC RO
0050 F0 0056 3F 0057 18	123 124	MOVD P7,A ; OUT TO THE BOTTOM VALUE DAC INC RO
0068 F0 0069 3E 0064 27	125 126 127	MOVE PARE ; OUT TO THE BOTTOM VALUE DAC CLR A : DISABLE THE 2 BOTTOM DAC LATCHES
0068 30	128	MIND P4.A
0060 2300	129	MOV A.#OCOH ; DISABLE THE LED/DAC TO EXPANDER
0065 39	130	OUTL P1.A
00AF 27	131	CLR A ; ENABLE TRE MAIN PRUGRAM TO EXPANDER
0070 3A	132	OUTL P2,A
0071 040F	133	JMP MREST
0073 23FF 0075 A2 0074 55	135 136 WAITIT 137 WAITIT 138	: SUBROUTINES : MOV A,#-1 ; WAITIT WAITS FOR 1 TIMER UNIT : MOV T.A : WAITIM WAITS FOR # OF UNITS OF TIME STRT T ; EQUAL TO THAT IN A
0077 1578	139 WAITTF	: JTF WTMR ; WAITTF WAITS FOR TIMER FLAG
0079 0477	140	JMP WAITTF
0078 55	141 WTMR:	STOP TONT
0070 93	142	RETR
0070 FE	143 144 145 SERVIC	: EXTERNAL INTERRUPT ROUTINES : MOV A.RA
007F 43E0	146	ORL A;#OEOH
0080 39	147	OUTL P1,A ; TURN OFF THE OLD PHASE AND TURN ON THE NEW PHASE
0081 99NF	148	ANL P1,#ODFH ; TURN OFF THE PROHIBITION OF DAC REGULATION
0083 ECA2	149 150 151	DUN7 R4-UPDATE : CONTINUE COUNTING IF THE REQUIRED NUMBER OF : CONSECUTIVE PHASES HAVE NOT ELAPSED
0035 65 0086 168A	152 153 154	STOP TENT JTF NEXT1 : IF A TIMER OVERFLOW HAS OCCURRED. THEN INCREMENT THE ; UPPER 8 BIT COUNT
0088 0480	155	JMP NEXT2
0034 10	156 NEXT1:	INC R5
0088 25	157	DIS TONTI : REMOVE ANY PENDING TIMER INTERRUPT
0030 25	158	EN TONTI : THEN RESTORE THE TIMER INTERRUPT
0030 42	159 NEXT2:	MOV A.T : STORE THE TIMER COUNT IN AN EVEN EXTERNAL RAM LOCATION
0085 30	160	MOVX @RO,A
008F 27	161	CLR A
0090 62	162	MOV T.A
0091 55	163	STRT T : START THE TIMER FROM 0
0092-18	164	INC RO

(44
ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 SUMMARY ACCELERATION PROFILE

SOURCE STATEMENT

LINE

1,0C 0B.)

PAGE 4

0093 FD 0094 90 0095 BD00 0097 FR	165 166 167 168	MOV A.R5 : STORE THE UPPER 8 BIT COUNT IN AN ODD EXTERNAL RAM MOVX @R0.A : LOCATION MOV R5.#0 : RESTORE THE UPPER 8 TIME COUNT BITS TO 0 MOV A.R3 : MOVE THE NUMBER OF CONSECUTIVE PHASES FOR WHICH A MOV A. TIME DUBBLION IS TOKEN IN B2 INTO PA
(4/70 M) (4/00 10	107	THE DATE TO THE PROPERTIES TO THEFT IN TO THEFT IN THE PARTY IN
0077 (0 0000 ED	174	MAN A DA + CHANGE THE AGAD ADDDEED DITE TO THE EVIEDNAL DAM EDGM
14/7H FO	171	THE HIAL & GREET AT AN TO ALL TO TO TO THE ALL AND ADDONED ATTO
ODAH APPS	172	SINC OPERATE : OU TO TO TO TO TO TO TA WHEN THE 8 COMEN ROUMESS SUIS
0090 19	174	INC R1
009E F1	175	MOV A. ERI
009F CSAC	176 177 179	.IZ LASTPH : WHEN A9A8 IS SEADY TO RETURN TO OD AGAIN THE EXTERNAL. : RAM LOCATIONS ARE ALL FULL AND THE TRANSISTORS WILL : BE THEMED OFF
00A) 3A	179 179 100	CUTL P2.A
0040 FF	180	WOLL & D/ . UDDATE PHACE PECTOTEDO DZ D/
10047 FF	(8) (PDA:51	OUV RING & UPUBLE PHRAC REGISTER'S KINKO
(A/A.) AF	187	DUV X/yA
(A)A4 4/	185	SAME B
(R)AT 45	184	URI 8-86
0086 57	185	
0047 5305	186	
100A7 AF	187	miv Kola
2014 CT	100	NOTE OF A . CHARLE NEWS CHART TO THENET TO THERE ARE
(R)AA 3-	189	MIND PARA I ENGRIE NEXT PHOSE OF INFOLD OF INTERADED
0000 CC	170	
ODAR VR	191	-de (R
	177	
0040 2.320	143 FURTHER	MOV A, SACH I LINGELE INF MAIN PROGRAM TO EXPANJER AND INITIALIZE
00AC 3A	174	UUIL PZ-A ; THE FXTERNAL HAM AVAS ANDRESS 8115 TO 00
0045 7340	142	MIV A, #40H ; IDEN DEF THE PHASE TRANSISTIC
0081 34	196	CONT PLAA ; AND ENABLE THE LEU/CAC (D EXPANDER
CON7 7682	197 HERE151	UNIO HEREID ; THEN ALTERNATELY PRESS TO AND TO TO UNIPUT THE
QOH4 RAH4	148 HEREIVE	JIO HEREIG ; IMPER CIANI IU DHE LOWER LEGS SNUL ISE RO CIANI IU
CORA SO	399	MUVI A. MAD : THE OPPER LEDS
0087 30	200	
(A)HS 4/	201	SWAF A
10087 311 0000 40	202	1949 2318
TRUNK TR	/0.5	
0088 80	204	
14/12. Jt	205	
0000 97 0005 of	200	
UURF OF	207	
0087 18 00887 18	- (1)3 - 000 UEDE (7,	ini, KV Nati umonia
(XBL) 44(L) AAAA EKAA	- 207 MERE171 - 212 MERE121	 (0) 1 (EXE) / (2000)
000.7 300.7	210 0585185	UL HENRICH MOUV A ADD
0464 20 0005 00	211	IR MA HY CAVA
404,3 JU AAC/ 47	212	(1970 F1)H
0000 47 0007 00	330 014	OWERT HE MOUNT DE A
3067 300 AAAA 40	214 015	тариа полн Тменера
- 9965 - 15 - 6666 - 66	210	
000,7 QU 00009 CE	210 017	PROVAL MARKAN
18868 GC 11009 117	<17 210	
	710 710	רי איזאיי אויאלא 20 א
1.12.12.12.12.12.12.12.12.12.12.12.12.12	1 1 4	

ISTS-II MCS-48/UPI-41 MACR SUMMARY ACCELERATION PROFI	ASSEMBLER, V3.0 PAGE 5 E
LOC OBJ LINE	SOURCE STATEMENT
00CR 18 220 00CE F8 221 00CF 9682 222 00R1 19 223 00R2 F1 224 00R3 CAR8 225 00R5 3A 276 00R6 0482 227 00R7 2380 228	INC R0 MOV A.RO ; SEQUENCE A9A8 FROM 00 TO 01 TO 10 TO 11 TO 00 .N7 HERE15 INC R1 MOV A.ER1 .IZ LASTCT OUTL P2.A .MP HERE15 TCT: MOV A.#80H
000A 3A 229 000B 8944 230 000B 0482 231 232	OUTL P2,A MOV R1,#44H JMP HERE15
000F 23EF 233 MR 00E1 1475 234 235	ST: MOV A.#-18 ; START DELAYED FOR 18 UNITS CALL WAITTM
00F3 8910 236 237	ORL P1,#10H ; SWITCH ON THE FIELD TRANSISTOR UNTIL THE FIELD ; CHRRENT REACHES THE VALUE DETERMINED BY THE FIELD GAC
00F5 0F 238 F0 00F6 A9 239 00F7 0F 240 00F8 59 241 00F9 12ED 242 00F8 345 243	: MOVD A.PA ; CHECK FIELD CURRENT LEVEL MOV RI.A MOVD A.PA ; CONFIRM WITH A DELAYED CHECK ANI. A.RI JEO MSEN JMP FON
00FD 0C 245 MS 00EE 2400 245 MS 0100 247 0100 1206 248 NP 0102 720A 249 S0 0104 241C 250 0105 3216 251 S0 0108 2410 252	N: MOVE A.P4 ; INITIAL POSITION SENSE, SIGNAL IS DUE TO D(IF)/D(T) UMP NPAGE ORG 100H GE: UBO SOBC D: UB3 SAO ; SENSED CD MEANING POSITION A UMP SDO ; SENSED BC MEANING POSITION D C: UB1 SCO ; SENSED AB MEANING POSITION C UMP SBO ; SENSED AB MEANING POSITION B
253 254 010A 8501 255 SA 010C 8502 256 010E 2420 257 0110 8502 258 SB 0112 8504 259 0114 2420 260 0116 8508 262 0118 8508 263 0116 8508 264 S0 0116 8508 264 S0 0115 8501 265 266 267	: DEFINE R7 AS CURRENT PHASE SWITCH, R6 AS NEXT PHASE SWITCH MOV R7.#01H MOV R6.#02H .MP S1 : MOV R6.#04H .MP S1 : MOV R7.#04H MOV R6.#06H .MP S1 : MOV R7.#08H .MP S1 : MOV R7.#08H .MP S1 : STAGE 1
263 0120 2304 269 31 0122 35 270 0123 F8 271 0124 AC 272 273 0125 B941 274	MOV A,#04H : SELECT SENSE INTERRUPT MOVD PA.A MOV A.R3 : MOVE THE NUMBER OF CONSECUTIVE PHASES FOR WHICH A MOV R4.A : TIME DURATION IS TAKEN IN R3 INTO R4 MOV R1,#41H : USE LOCATIONS 41H TO 40M TO AID IN SECUENCING

ISIS-II MCS-48 SUMMARY ACCELE	RUPI-41 MACRO RATION PROFILE	ASSEMBLER, V3.0	PA	GE 6			
LOC OBJ	LINE	SOURCE STATEME	NT				
0127 3110 0129 19 0124 3120 012C 19 0128 8130 012F 19 0130 8100 0132 19 0133 8190 0135 19 0136 8140 0138 19 0137 8180 0138 19 0136 8100 013E 8940 0140 8300	275 276 277 278 279 280 281 282 283 284 285 284 285 284 285 284 287 288 289 290 291 292 293	MOV @R1,#10H INC R1 : 01 T MOV @R1,#20H INC R1 MOV @R1,#30H INC R1 MOV @R1,#0 INC R1 MOV @R1,#0A0H INC R1 MOV @R1,#0A0H INC R1 MOV @R1,#0 MOV R1,#40H MOV R0,#0 : I ; C	; The External 0 10 to 11 to NITIALIZE THE QUNTER TO THE	. RAM A9A3 ADDR 00 9 9 LOWER BITS O 9 POSITION	ess rits from o(F the ram locat)) TQ [ON	
0142 FE 0143 3F 0144 FF 0145 43E0 0147 39 0148 99DF	294 295 296 297 298 299 299	MOV A,86 MOVD P7.A ; F MOV A,87 ORL A,#OFOH OUTL P1.A ; T ANL P1.#ODFH	NABLE NEXT FHA URN OFF THE FI ; TURN OFF THE	se to input to Eld and turn o Prohibition o	interrupt n the selected (f dac current ri	PHASE EGULATION	
014A 27 014B 62 014C 55 014D RD00	301 302 303 304	CLR A MOV T.A STRT T ; STAR MOV R5,#0 ; C	t the timer fr	ram o 18 time count	RITS		
014F 05 0150 25	306 307	EN I ; ENABLE EN TONTI ; EN	THE EXTERNAL ABLE THE TIMER	INTERRUPT INTERRUPT			
0151 2451	308 309 WORK 310 311	L1: JMP WORKL1 END					
USER SYMBOLS CLRTF 000A YERE18 00C2 LASTPH 00AC SORC 0106 TIMINT 0007	SXTINT 0003 HFRE2 0011 MREST 00DF S1 0120 UPDATE 00A2	FON 00E5 HERE3 0020 MSEN 00ED SAO 010A WAIT1T 0073	HERE1 000F HERE4 0022 NEXT1 008A SB0 0110 WAITTE 0077	HERE10 003C HERE5 0030 NEXT2 008D SC0 0114 WAITTM 0075	HERE15 00B2 HERE36 0032 NPAGE 0100 SD0 0110 WORKL1 0151	HEREIA 0084 HERE9 003A RESET 000R SERVIC 007D WTMR 007B	HERE17 0000 LASTCT 0008 SOAD 0102 SYS5ST 0000

.

ASSEMBLY COMPLETE, NO ERRORS

CHAPTER 5 CONCLUDING REMARKS

The program titled CONSTANT SWITCHING DELAY using only position feedback that allowed independent speed and current level control ran the motor over a speed range going from 17.6 to 1625 R.P.M. Current level control would allow torque adjustment for any constant load. Because this program has the greatest speed stability and range, it would be the program of choice for any known constant load since a lookup table giving time delays for desired speeds can be easily constructed.

However, for a variable load situation, the program titled VARIABLE SWITCHING DELAY using both position and velocity feedback that allowed independent speed and current level control would be the program of choice. Although the speed range only extends from 100 to 1640 R.P.M. and the rate of time delay updating must be properly adjusted for speed stability, velocity feedback is necessary in a varying load situation. Current level control would allow adjustment for the maximum necessary torque.

The program titled CONSTANT SPEED VIA VARYING CURRENT is of little practical use because the speed range is very limited, only extending from 1400 to 1710 R.P.M., and because speed and current level cannot be independently controlled. It does, however, have the advantage of minimizing power dissipation during high speed operation. It would be interesting to see if using 10 or 12 bit DACs rather than 8 bit DACs would significantly extend the present marrow speed range.

A two phase on program could be written although this would limit the upper limit of speed because in a one phase on scheme

speeds of nearly one chop per phase are obtained while in a two phase on scheme the speed must be slow enough to allow sensing windows of zero current for proper waveform detection.

Acceleration and deceleration profiles could be optimized for different supply voltages, current levels, inertial loads, and frictional loads. Since the air gap between the rotor and stator varies from .003 to .010 inch in the motor used,¹ a more precise motor might be necessary for this undertaking.

The 8 bit timer incremented only every 32 instruction cycles or 43.5 microseconds, thereby limiting the resolution of the phase duration counts. For time resolution less than 43.5 microseconds an external clock can be connected to the T1 input and the counter operated in the event counter mode. Then, ALE divided by 3 or more can serve as this external clock. This would allow a time resolution of 3 instruction cycles or 4.1 microseconds, but a T1 pushbutton input would no longer be possible. Interfacing with an external 16 or more bit timer capable of incrementing with every instruction cycle would be the best solution.

In the future an Intel 8749H, which is similar to the 8039 but has a 2K x 8 EPROM included on a single microcomputer chip, could be used. Since the use of more than 2K of program memory never proved necessary, a microcomputer system could be constructed without using any address latch or external EPROM.

The use of microprocessors belonging to the Intel MCS-48 family, such as the 8039 or 8749H, has one major drawback. The MCS-48 family is primarily designed for switching operations and has a rather weak arithmetic capability. Members of the MCS-48

family have addition instructions but no subtraction, multiplication, or division instructions. Implementation of moderately complicated arithmetic algorithms in the time available would require another type of processor with more arithmetic capability, possibly one used as a slave processor to a MCS-48 master processor. A 16 bit processor would eliminate the need for 2 register arithmetic.

The waveform detection scheme has a major drawback; the field coil must be placed in series with the phase coils. This greatly reduces the maximum possible phase current slew rate and hence increases the minimum possible phase chop duration. Thus, faster speeds could be obtained in an optical detection scheme in which the phase coils were not in series with the field coil.

FOOTNOTES

CHAPTER 1

1. Thornton, Richard D., "Microprocessor Controlled Inductor Motor", Proceedings of IEEE Conference on Variable Speed Drives, September, 1979.

2. Eamsherangkoon, Pipat, "Construction of a Variable Reluctance Machine", M.I.T.B.S.M.E. Thesis, 1979.

3. Wong, William, "A Variable Reluctance Motor with Microprocessor Based Motor Drive", M.I.T.M.S.E.E. Thesis, February, 1980.

4. Maginot, J. and Oliver, W., "Step Motor Drive Circuitry and Open Loop Control", <u>Proceedings: Third Annual Symposium on</u> <u>Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1974, pp. B-1 to B-39.

5. Beling, T.E., "Permanent Magnet Step Motors", <u>Theory and</u> <u>Application of Step Motors</u>, Ed., B.C. Kuo, St. Paul, Minnesota: West Publishing Company, 1974, pp. 206-251.

6. Lafreniere, B.C., "Interactive Microprocessor-Controlled Step Motor Acceleration Optimization", <u>Proceedings: Seventh Annual</u> <u>Symposium on Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1978, pp. 97-110.

7. Miyamoto, H. and Goeldel, C., "Optimal Control of a Variable-Reluctance Step Motor by Microprocessor", <u>Proceedings: Eighth</u> <u>Annual Symposium on Incremental Motion Control Systems and</u> <u>Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1979, pp. 133-140.

8. Kuo, B.C. and Cassat, A., "On Current-Detection in Variable Reluctance Step Motors", <u>Proceedings: Sixth Annual Symposium on</u> <u>Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1977, pp. 205-220.

9. Kuo, B.C., Lin, W.C., and Goerke, U., "Waveform Detection of Permanent-Magnet Step Motors, Part II", <u>Proceedings: Eighth Annual Symposium on Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1979, pp. 243-256.

10. Unger, J.D., "Adaptive Step Motor Damping Using Current Feedback", <u>Proceedings: Sixth Annual Symposium on Incremental</u> <u>Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1977, pp. 5-18.

11. Tal, Jacob, "Step Motor Control for Maximum Torque", <u>IEEE</u> <u>Transactions on Automatic Control</u>, April, 1976, pp. 224-227.

12. Kuo, B.C. and Singh, G., "Closed-Loop and Speed Control of Step Motors", <u>Proceedings: Third Annual Symposium on Incremental</u> <u>Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1974, pp. C-1 to C-32.

13. Tal, Jacob, "Torque Boundaries for Permanent Magnet Step Motors", <u>Proceedings: Fourth Annual Symposium on Incremental</u> <u>Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1975, pp. M-1 to M-6.

14. Kuo, B.C., "Calculation of Torque-Speed Performance Characteristics of Closed-Loop Control of Permanent-Magnet Step Motors", <u>Proceedings: Fifth Annual Symposium on Incremental</u> <u>Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1976, pp. L-1 to L-22.

15. Kuo, B.C., Lin, W.C., and Yen, D.W., "Optimal Torque-Speed Performance Characteristics of Variable-Reluctance Step Motors", <u>Proceedings: Seventh Annual Symposium on Incremental Motion</u> <u>Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering at Urbana-Champaign, 1978, pp. 291-306.

16. Kuo, B.C., "Closed-Loop Control of Step Motors", <u>Theory and</u> <u>Application of Step Motors</u>, Ed., B.C. Kuo, St. Paul, Minnesota: West Publishing Company, 1974, pp. 252-272.

17. Frus, J.R. and Kuo, B.C., "Closed-Loop Control of Step Motors without Feedback Encoders", <u>Proceedings: Fifth Annual</u> <u>Symposium on Incremental Motion Control Systems and Devices</u>, Ed., R.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1976, pp. CC-1 to CC-11.

18. Yackel, R.A., "Speed Control of Step Motors", <u>Proceedings:</u> <u>First Annual Symposium on Incremental Motion Control Systems and</u> <u>Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1972, pp. 373-430.

19. Wells, B.H., "Microprocessor Control of Step Motors", <u>Proceedings: Fifth Annual Symposium on Incremental Motion Control</u> <u>Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1976, pp. S-1 to S-9.

20. Wetter, R., Jufer, M., and Imhof, L., "Performance Improvements of Stepping Motors by Means of a Variable Rate of Phase Superposition", <u>Proceedings: Eighth Annual Symposium on</u> <u>Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1979, pp. 307-310.

21. Singh, G. and Kuo, B.C., "A Computer Design and Case Study of a Step Motor Printer System", <u>Proceedings: Third Annual</u> <u>Symposium on Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1974, pp. D-1 to D-21.

22. Pittet, A. and Jufer, M., "Closed-Loop without Encoder of Electromagnetic Step Motors", <u>Proceedings: Seventh Annual</u> <u>Symposium on Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1978, pp. 37-44.

23. McKee, K.D., "Load Adaptive Damping of Step Motors by Back EMF Feedback", <u>Proceedings: Eighth Annual Symposium on</u> <u>Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1979, pp. 213-226.

24. Kuo, B.C. and Lin, W.C., "Waveform Detection of Permanent-Magnet Step Motors, Part I", <u>Proceedings: Eighth Annual Symposium</u> <u>on Incremental Motion Control Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1979, pp. 227-241.

CHAPTER 3

1. Maurice, Bruno, "Fast Recovery Diodes" and "Applications of Fast Recovery Diodes", <u>The Power Transistor in its Environment</u>, Ed., Jean Marie Peter, Aix-En-Provence, France, THOMSON-CSF, SESCOSEM Semiconductors Division, 1978, pp. 337-389.

2. Rischmueller, Klauss, "Base Drive Circuits of Switching Transistors", <u>The Power Transistor in its Environment</u>, Ed., Jean Marie Peter, Aix-En-Provence, France, THOMSON-CSF, SESCOSEM Semiconductors Division, 1978, p. 108.

3. Peter, Jean Marie, "Switching Aid Networks", <u>The Power</u> <u>Transistor in its Environment</u>, Ed., Jean Marie Peter, Aix-En-Provence, France, THOMSON-CSF, SESCOSEM Semiconductors Division, 1978, pp. 181-205.

4. Skanadore, W.R., "Methods for Utilizing High-Speed Switching Transistors in High-Energy Switching Environments", Tempe, Arizona, General Semiconductors, Inc., pp. 1-10.

5. Wong, William, "A Variable Reluctance Motor with Microprocessor Based Motor Drive", M.I.T.M.S.E.E. Thesis, February, 1980, p.32.

6. Eamsherangkoon, Pipat, "Construction of a Variable Reluctance Machine", M.I.T.B.S.M.E. Thesis, 1979, pp. 14 and 18.

7. Wheeler, Gershon J., <u>The Design of Electronic Equipment: A</u> <u>Manual for Production and Manufacturing</u>, Englewood Cliffs, New Jersey, Prentice-Hall, Inc., 1972, pp. 90 and 164.

8. Peel, M.E., Manager, "Analysis of Wrapping and Rewrapping on Unplated Wire Wrap Posts Exposed to Harsh Environments", U.S.A., Texas Instruments Technical Library.

CHAPTER 4

1. Wells, B.H., "Microprocessor Control of Step Motors", <u>Proceedings: Fifth Annual Symposium on Incremetnal Motion Control</u> <u>Systems and Devices</u>, Ed., B.C. Kuo, Urbana, Illinois: Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 1976, p. S-6.

CHAPTER 5

1. Eamsherangkoon, Pipat, "Construction of a Variable Reluctance Machine", M.I.T.B.S.M.E. Thesis, 1979, p. 23.



Room 14-0551 77 Massachusetts Avenue Cambridge, MA 02139 Ph: 617.253.5668 Fax: 617.253.1690 Email: docs@mit.edu http://libraries.mit.edu/docs

DISCLAIMER OF QUALITY

Due to the condition of the original material, there are unavoidable flaws in this reproduction. We have made every effort possible to provide you with the best copy available. If you are dissatisfied with this product and find it unusable, please contact Document Services as soon as possible.

Thank you.

Some pages in the original document contain pictures, graphics, or text that is illegible.