DOCUMENT RESUME

ED 124 145	IR 003 533
AUTHOR	Neal, J. P.
TITLE	The CGE-PLATO Electronic Laboratory Station Structure
	and Operation.
INSTITUTION	Illinois Univ., Urbana. Computer-Based Education
	Lab.
. SPONS AGENCY	Advanced Research Projects Agency (DOD), Washington,
· · · · · · · · · · · · · · · · · · ·	D.C.
REPORT NO	MTC-R-4
PUB DATE	Jul 74
	DAHC-15-73-C-0077
🔩 NOTE	105p.
AVAILABLE FROM	PLATO Publications, Computer-based Education Research
a	Lab, 252 Engineering Research Lab, University of
•	Illinois, Urbana, Illinois 61801 (\$0.50, prepayment
	reguired)
· · · · · · · · · · · · · · · · · · ·	
EDRS PRICE	MF-\$0.83 HC-\$6.01 Plus Postage.
DESCRIPTORS	Computer Assisted Instruction; *Computer Based
i.	Laboratories; Computer Programs; Computers; Computer
	Science; Educational Technology; *Electromechanical
	Technology; *Electronic Equipment; Engineering
•	Technology; Engineers; Higher Education; Information
	Systems; Instructional Media; *Instrumentation;
	Instrumentation Technicians; Laboratory Equipment;
•••	Laboratory Training; Science Laboratories;
	Simulators
IDENTIFIERS	Computer Guided Experimentation; Computer Hardware;
	Electronic Laboratories; *PLATO IV; Programmed Logic
	for Automatic Teaching Operations

ABSTRACT

An electronic laboratory station was designed for student use in learning electronic instrumentation and measurement by means of the computer-guided experimentation (CGE) system./ The station features rack-mounted electronic laboratory equipment on a laboratory table adjacent to a PLATO IV terminal. An integrated logic system behind the laboratory instrument panel interfaces the terminal and dial sensors within the laboratory equipment with the PLATO system. The logic interface provides PLATO with the ability to sense student-made interconnections between 30 terminals and the student-made settings of 22 dials on the laboratory equipment. PLATO guides and CGE hardware through the connection checks and stores the results for subsequent use in displays or in instructional programs. A complete record of the actual external interconnections between 30 terminals of experimentation equipment is generated in less than 5 seconds. A complete record of the settings of 22 dials of the experimentation equipment is generated in less than 4 seconds. (Author/CH)

Documents acquired by ERIC include many informal unpublished materials not available from other sources. ERIC makes every effort to obtain the best copy available. Nevertheless, items of marginal reproducibility are often encountered and this affects the quality of the microfiche and hardcopy reproductions ERIC makes available via the ERIC Document Reproduction Service (EDRS). EDRS is not responsible for the quality of the original document. Reproductions supplied by EDRS are the best that can be made from the original.

Military Training Centers Project

MTC Report #4

THE CGE-PLATO ELECTRONIC LABORATORY STATION STRUCTURE AND OPERATION

US DEPARTMENT OF HEALTH. EDUCATION & WELFARE NATIONAL INSTITUTE OF EDUCATION.

ED124145

63 233

QE

THIS DOCUMENT HAS BEEN REPRO-DUCED EXACTLY AS RECEIVED FROM THE PERSON OR ORGANIZATION ORIGIN-ATING IT POINTS OF VIEW OR OPINIONS STATED-DO NOT NECESSARILY REPRE-SENT OFFICIAL NATIONAL INSTITUTE OF EDUCATION POSITION OR POLICY J. P. Neal

n na national de la servicie de la s National de la servicie de la servic National de la servicie de la servic

CERL

Computer-based Education Research Laboratory

University of Illinois

2

Urbana Illinois

July, 1974

THE CGE-PLATO ELECTRONIC LABORATORY STATION STRUCTURE AND OPERATION

J. P. Neal

Electrical Engineering Department

and Computer-Based Education Research Laboratory University of Illinois at Urbana-Champaign Urbana, Illinois 61801

ABSTRACT

This report describes the electronic laboratory station designed for student use in learning electronic instrumentation and measurements by means of the Computer-Guided Experimentation system. The station is located in Room 248 Electrical Engineering Building and features rack-mounted electronic laboratory equipment on a laboratory table adjacent to a PLATO IV terminal. An Integrated Logic System behind the laboratory instrument panel interfaces the terminal and dial sensors within the laboratory equipment with the PLATO system. The logic interface provides PLATO with the ability to sense student-made interconnections between thirty terminals and the student-made settings of twenty-two dials on the laboratory equipment. CGE-PLATO software subroutines enable instructors to program complete Connection Checks and/or Dial Checks whenever desired. For either case, PLATO guides the CGE hardware through the check and stores the result for subsequent use in displays or in instructional programs. A complete record of the actual external interconnections between thirty terminals of the experimentation equipment is generated in less than five seconds. A complete record of the settings of twenty-two dials of the experimentation equipment is generated in less than four seconds.

This work was supported in part by -U.S. Army/DAHC 15-73-C-0077.

Reproduction in whole or in part is permitted for any purpose of the United States Government.

Distribution of this report is undimited.

4

64

1.

ERIC

TABLE OF CONTENTS

•			Page 🦕
СНАРТ	ER 1	- INTRODUCTION.	1
	1.0 1.1	Characteristics of a CGE/Station	1
	1.2	History of CGE.	, 7
CHAPT	rer 2	- CGE HARDWARE	. 14
, Ø		List of CGE-PLATO Hardware Items.	. 14
14 14 1	2.1	Modifications of Laboratory Instruments and Circuit Boards for the Sensing of Terminal Interconnections	. 14
2	2.2	Modifications of Laboratory Instruments for the Sensing of Dial Settings	1 . 16
• '	2.3	Schematic Diagrams of the CGE-PLATO Interface Hardware	20
	2.4 2.5	Descriptions of Important Hardware Components	. 31
'CHAP'	TER 3	- OPERATION OF THE CGE-PLATO INTERFACE SYSTEM	. 80 >
	3.0	Use of the PLATO EXT OUT Command	. 80
	3.1	Summary of a Single Connection Check Operation	. 82 83
	3.2	Detailed Flow of a Single Connection Check Operation	
	3.3		
	3.4	Detailed Flow of a Dial Check	. 00
CHAP	TER 4	- SOFTWARE OF THE CGE-PLATO SYSTEM	. 91
	4.0		01
	•	Subroutines	91 (\ 92
	4.1		92 98
	4.2	Summary of the CGE-PLATO Lessons	. 70

 $\mathbf{5}$

ERIC

LIST OF FIGURES

1.

E

Figure		~	Ŧ	Page
1.	The Computer-Guided Experimentation Station	•,	•	3
2.	CGE-PLATO IV Block Diagram	•	6	4
3.	• Introductory Electrical Engineering Laboratory Station	•	•	5
4.	Dials and Terminals Sensed on the Rack-Mounted Experimentation Equipment.	•	•	, 6
5.	Correlations Student-Instructor-Computer	•	•	8
% .	Analog-to-Digital Conversions of Dial Sensor Voltages.,	•	•	17
7.	Dial Setting Codes	•	•	18.
8.	PLATO EXT OUT Signal Timing	• .	•	81
9.	CGE Hardware Processing of a PLATO Connection Check Request	•	•	84
10.	CGE Hardware Processing of a PLATO Dial Check Request	•	•	89
11.	Basic Flow Diagram of the CKC Series of Subroutines	•	• ·	96

6

iii .

CHAPTER I - INTRODUCTION

1.0 Characteristics of a CGE Station

This report describes the structure and operation of the laboratory, station hardware and software designed for use in the CGE-PLATO IV Computer-Guided Experimentation (CGE) system of laboratory instruction.

There are four general requirements which may be used to characterize a CGE-PLATO station. First, the station must be capable of serving the needs of a broad class of relatively unsophisticated users, most of whom will be encountering a CAI terminal and electronic laboratory equipment for the first time. Second, the electronic instruments and the parts of the circuit boards must be commercially available general-purpose type equipment suitable for use in the variety of ways useful to introductory electronic laboratory instruction in electronic instrumentation and measurements. Third, modifications of the instruments and circuit boards which provide terminal and dial sensor connections to the interface logic system should be relatively inconspicuous and not change the external appearance or method of operation of the laboratory equipment. For new multiple installations, the internal instrument modifications/should be made by their manufacturers prior to delivery. Four, the logic system interfacing the sensors of the CGE laboratory equipment with the PLATO system should be compact, accurate, reliable, and fast operating so the programmed connection and dial checking does not significantly distracy from or impede the student's learning and experimentation.

1.1 The CGE Research Project

The object of this CGE research project is to demonstrate that the Computer-Guided Experimentation system will provide unique and worthwhile improvements in undergraduate or technician laboratory instruction, when properly used by competent instructors.

The CGE station consists of a PLATO IV console, Serial No. 324, Station No. 7-27, a CGE-PLATO Interface Logic System, five rack-mounted electronic instruments, and various experimentation circuit boards for student use in learning electronic instrumentation and measurements. The layout of the CGE station equipment is illustrated in Figure 1. A block diagram of the CGE-PLATO IV system is shown in Figure 2.

The CGE-FLATO Interface Logic System enables any instructor-author to program the automatic sensing of the interconnections between thirty terminals on the rack-mounted equipment or on the currently-used circuit board and/or the settings of twenty-two-of the dials', knobs, or switches on the equipment. Records of the checks are stored by PLATO for subsequent use as however programmed.

The CGE station experimentation equipment is illustrated in Figure 3. The CGE rack-mounted instruments are:

1 Analab Dual-Trace Scope Type 1120 and Plug-In Type 700

1 Exact Function Generator Type 251

1 Hewlett-Packard Audio Oscillator Model 200AB


1 Hewlett-Packard Vacuum Tube Voltmeter Model 400D

1 Harrison Lab. Model 865B Power Supply.


The CGE-PLATO Interface Logic System is mounted behind the instrument rack panel, beneath the Function Generator.

The automatically sensed terminals are identified by T numbers, and the automatically sensed dials are identified by D numbers in Figure 4.


Actual laboratory experiments are programmed by knowledgeable laboratory instructors on the CAI system. The instructor writing a program provides for the automatic sensing of terminal interconnections and/or dial settings




ERIC



CGE-PLATO IV Block Diagram Figure 2





wherever he deems necessary. The response of the program to the fed back information of the student's physical operations can be used in any manner the instructor devises for improving the student's learning.

Each student can work independently at a CGE station and learn at his
 own rate how to use the equipment, and perform or devise meaningful experiments.

CGE is an entirely new instructional system, and research is required to develop its teaching capabilities and demonstrate its superiority in comparison with conventional laboratory instruction or training simulators. CGE is not simply a new teaching aid, it is a new teaching method with unexplored and unknown capabilities.


A student at a CGE station in a laboratory is provided ready access to laboratory facilities, theoretical material, computer assistance, and instructor assistance as visualized in Figure 5.

1.2 History of CGE

The concept of Computer-Guided Experimentation originated in 1968 from discussions of the capabilities of automatically monitoring the terminal interconnections and dial settings made by a student while performing an electrical laboratory experiment. These discussions were inditiated by J. P. Neal with D. L. Bitzer and R. L. Johnson on 21 June 1968. Beginning in October 1968, Larry Weber worked with R. L. Johnson to develop and demonstrate in January 1969 a system for automatically measuring and graphically displaying on a PLATO screen the interconnections between

four terminals.

Also beginning in October 1968, Tony Maher and Rod Parks worked with Neal in developing means for automatically sensing the settings of dials and the terminal interconnections of the rack-mounted electrical experimentation equipment. A study of the possible positions of all the dials on the



ĿΚ

.

laboratory equipment revealed that twenty-four angular positions evenly spaced at 15° included all possible detented dial positions. Furthermore, sensing the position of any continuously variable dial shaft to within 15° would also be adequate. Therefore, a circular wafer was designed for dial position sensing so that it would provide a unique five-digit binary number for indicating each of the twenty-four different dial settings. Transmission of this five-digit binary number electrically would require five parallel sensing lines from every dial.

In a discussion on 13 December 1968, D. L. Bitzer suggested an alternate scheme, namely, the use of a shaft potentiometer which would deliver a voltage proportional to the dial shaft position via a single sensing line. Then, at a single point in the logic hardware, convert these analog voltages to five-bit binary numbers for transmission to PLATO. This scheme greatly simplified the internal wiring modifications necessary within the laboratory instruments.

During the spring of 1969, Bob Bradley joined Neal on this project and, with the assistance of the Electrical Engineering Electronics Shop, installed potentiometer units or wafers on the shafts of the twenty-two rack-mounted instrument dials whose positions should be monitored. Relays for disconnecting fifteen of the external instrument terminals from the interior instrument circuits were also installed so that the remote-sensing of interconnections would see only those connections made externally by a student during an experiment.

In June 1970, after the experimentation equipment modifications were completed, the Computer-Guided Experimentation Research Laboratory (CGERL) Station was moved to Room 261, Engineering Research Laboratory, adjacent to PLATO III, and interfacing it with PLATO III began. In the meantime, David L. Meller and other students working with Neal developed and programmed software for the CGE°system and explored ways of programming worthwhile electrical engineering laboratory experiments.

Thereafter, Robert Arthur and other students working with Neal continued to develop and construct the CGE-PLATO III Interface Logic System. This logic system was designed to respond to commands programmed in the CGE lessons and automatically measure and report to PLATO III the external interconnections between thirty terminals on the laboratory equipment, and/or automatically sense and report to PLATO III the settings of twenty-two dials on the rack-mounted laboratory instruments at the CGE station.

On 3 August 1971, the CGE-PLATO III Interface Logic System became fully operational. The sensing and report to PLATO III of the thirty terminal interconnections was reliably accomplished in three seconds, and the sensing and reporting of the twenty-two dial settings was reliably accomplished in less than one second.

The CGE-PLATO III interface hardware had grown to occupy four rows of an eighteen-inch relay rack and consisted of about sixty 4" x 6 1/2" integrated circuit boards, including eight dc power supply boards. No funds were available for the CGE project, but space and materials were furnished by, the Computer-Based Educational Research Laboratory in the Engineering Research Laboratory. Student participation in the CGE project continued because of their interest and they were able to earn limited academic credit for special problems.

CGERL efforts continued towards the following goals: \

- 1. Modifications of the logic hardware to interface with PLATO IV,
 - soon to become operational.

10

 Reduction in the size and complexity of the CGE interface hardware.
 Improvement of the use of the CGE system in guiding students to learn laboratory work.

Modifications of the CGI-PLATO interface were made so that it could be operated with either PLATO III or PLATO IV. The interface with PLATO IV, Serial No. 118, became operational in Room 261, Engineering Research Lab, on 25 September 1972.

PLATO III was being phased-out. Therefore, on 23 October 1972, the interface was permanently modified to operate only with PLATO IV, and the IC boards necessary for PLATO III were removed.

On 24 October 1972, CGERL and the CGE-PLATO IV station was moved from Room 261 ERL to Room 248 Electrical Engineering Building, where they are now located. Communication with the central PLATO IV system was now established over a pair of telephone lines. Furthermore, the telephone lines terminated at PLATO in a site controller which communicated with the central computer over a high-speed link. The site controllers are programmed to receive signals from stations at a rate not exceeding five keys/second. This materially slowed CGE operation. Where we had previously completed a connection check requiring the equivalent of 150 keys in three seconds, a connection check now required thirty seconds: This was an untenable situation and it justified a complete review of the method of operation.

Another advantageous situation developed. In the spring of 1973, solid-state switches became commercially available. Use of these integrated circuit chips (Inselek LO2) enabled Richard L. Brown, working on a Master's thesis with Neal, to replace the magnetic reed relays and multiplexing IC chips used in the dial checker and improve its simplicity and speed of operation.

A more sophisticated IC chip (Inselek LD5) became available during the summer of 1973. These IC chips provided a reliably uniform low resistance in the "on" position so that it became feasible to replace the sixty magnetic reed relays and associated multiplexing chips used in the connection checker. Consequently, with the start of the funding of the CGE project in the middle of 1973, efforts were concentrated on a complete redesign and reconstruction of the entire CGE-PLATO IV Interface hardware and software.

with Neal, accomplished this redesign and reconstruction. During this reconstruction, terminal deactivating relays were also installed for the fifteen circuit board terminals. One breakthrough was the incorporation of a procedure for checking one terminal or dial at a time, rather than automatically reporting an entire series of checks of all dials or all terminals as a block operation. This method placed the burden on PLATO software for memory and processing, and reduced the complexity of the hardware.

Douglas C. Dowden worked out the entirely new software routines required and Gunther Frank led the hardware redesign. With this new system, only 30 equivalent keys need be sent to PLATO for a complete connection check, instead of the 150 equivalent keys previously required. Consequently, the time for a complete connection check by PLATO IV was reduced from about thirty seconds to less than five seconds. Furthermore, the more sophisticated hardware system occupied space equivalent to only four IC boards, instead of the sixty IC boards formerly used with the original system.

The reduction in volume of the CGE hardware interface permitted it to be concealed and ventilated in the rack-supporting the experimentation instruments and the separate relay rack was discarded.

This entirely new CGE system interfaced with a new type PLATO IV console, Serial No. 324, became fully operational on 3 December 1973 as Station 7-27. This practically completed the hardware and software subroutines for the CGE-PLATO IV Interface Logic System. Minor improvements or repairs continue to be made as needed.

Now, the major effort of the CGERL group is directed towards testing, evaluating, and improving the instructional value of the CGE experimentation lessons.

CHAPTER 2 - CGE_HARDWARE

2.0 List of CGE-PLATO Hardware Items

Item No.

2

3

4

5

11

12

13

14

.15

16

17

25

26

31

32

33

34

35

36

37

38

The electronic laboratory equipment at the CGE-PLATO station is on loan from the Electrical Engineering Department of the University of Illinois at Urbana. The major items of equipment at the CGE-PLATO station, including the CGE-PLATO interface, are:

Item Name

<u>CGE Logic System</u>: Front Interface Logic Board Rear Interface Logic Board Relay Driver Board Connection-Check 36PDT Relay DC Logic Power Supplies <u>Rack-Mounted Instruments</u>: <u>Scope (Analab Dual-Trace Scope Type 1120)</u> Plug-In (Analab Plug-In Type 700) Function Generator (Exact Type 251)

Function Generator (Exact Type 251) Audio Oscillator (HP Model 200AB) Vacuum Tube Voltmeter (HP Model 400D) DC Supply (Harrison Lab Model 865B) Circuit Board Panel-Socket

PLATO Terminal Connectors: EXT OUT Connector (PLATO console #324) EXT IN Connector (PLATO consóle #324)

Experimentation Circuit Boards; General Purpose Board Resistor Board RC Board RL Board Impedance Board Two Port Network Thevenin Board Superposition Board

2.1 <u>Modifications of Laboratory Instruments and Circuit Boards for the</u> Sensing of Terminal Interconnections

14

20

Internal to each rack-mounted electronic laboratory instrument and underneath each circuit board, a sensing lead is extended from every terminal to be sensed. Each terminal sensor lead terminates on a pole of a

* Numbers 6-10, 18-24, and 27-30 are unassigned.

Full Text Provided by ERIC

62R4 terminal-deactivating relay. There is one normally open contact and one normally closed contact associated with each relay pole. The terminaldeactivating relays for each instrument are installed within that instrument. The terminal-deactivating relays for the circuit boards are on Item 3, the Relay Driver Board.

For the sensors of instrument terminals, the interior wiring to a sensed terminal is connected to the normally closed contact of a terminal-deactivating relay, and the terminal is connected to the associated relay pole. Hence, when no Connection Check is in progress, the interior circuit connection to the instrument terminal is closed and the instrument operates normally.

The circuit board terminals are also connected to poles of terminaldeactivating relays. However, the normally closed contacts of these terminaldeactivating relays are left unconnected. Therefore, when no Connection Check is in progress, the circuit boards of the experimentation system operate normally. When an order from PLATO causes the CGE interface to initiate a Connection Check, all terminal-deactivating relays operate. First, each circuit terminal connected to a relay pole is disconnected from the normally closed terminaldeactivating relay contact, and then connected to the normally open terminaldeactivating relay contact. Each of the normally open contact of the terminaldeactivating relay poles are wired to poles of the CC 36PDT relay, which at this moment is unoperated. Each of the normally closed contacts of the CC relay are conne ted to ground through individual forty-seven ohm resistors. Hence, the operation of the terminal-deactivation relays disconnects all instrument sources and circuits from the experimentation circuit, then grounds all terminals of the experimentation circuit for the purpose of dissipating all circuit-stored energy. In other words, the student's experimentation circuit is deenergized.

The twenty-four volt supply to the CC relay coil loops serially through a pole and normally open contact on every terminal-deactivating relay. After all terminal-deactivating relays have operated, the path supplying twenty-four volts to the CC relay coil is closed and that relay operates. This disconnects all terminal sensors from ground through the normally closed contacts of the CC relay and then connects all terminal sensors through the normally open contacts of that relay to the inputs of the LO5's. This situation remains until an EXT \emptyset or DC signal is received from PLATO, or, if CC is not reactivated by PLATO within 5.5 seconds, the CGE system will clear automatically — first releasing the CC relay, then releasing all the terminal-deactivating relays and returning the experimentation circuit to normal.

2.2 <u>Modifications of Laboratory Instruments for the Sensing of Dial Settings</u> Inside each instrument, for each instrument dial whose angular position is remotely sensed by the CGE Logic System, a wafer potentiometer or twenty-four-position rotary switch has been installed and keyed to the dial shaft. This wafer provides an analog voltage proportional to the dial position. Linear potentiometers are used for sensing the positions of continuously variable dials. Single-pole rotary switches with discrete positions uniformly space at 15° angularly are used for sensing the positions of discrete-position dials, because every discrete-position dial on the rack-mounted experimentation instruments has twenty-four discrete positions or some submultiple of, twenty-four discrete positions, namely, twelve, six, or three.

The rotary dial-position-sensing switches are made into potentiometers by connecting equal-resistance resistors between adjacent contacts.

All dial-position sensing potentiometers (continuously or discretely varying) have their initial end connected to the chassis ground and the

ERIC

16

 $\mathbf{22}$

final or high end connected to + 5 volts de through a trim resistor. The trim resistors and the intercontact resistors are designed to cause the nth position of every dial to produce the same analog sensor voltage. The total resistance of each continuously variable potentiometer is about 23,000 ohms. For sensing twenty-four discrete positions evenly spaced angularly, one 1,000 ohm resistor is connected between each pair of adjacent terminals of each twenty-four position rotary switch.

The Analog-to-Digital Conversions of the Dial Sensor Voltagés are listed in Figure 6. The Dial Setting Codes sensed and stored by PLATO for the various settings of the twenty-two sensed dials are tabulated in Figure 7.

Figure 6. Analog-to-Digital Conversions of Dial Sensor Voltages.

				. '	</th <th>-1</th> <th>100</th>	-1	100
Díal	· · Input	to Pin 3	In In	put to Pin 2			/D Converter
Setting	•,	41, Sheet	· · · · · · · · · · · · · · · · · · ·	Conv., Sheet		and Repor	t to PLATO
		Volts		Volts		Binary. <u>Number</u>	Letter Code
1		ø.		. 469 [.]		ØØØØ1	.а "
		.238	· · ./	.781	· · · ·	ØØØ1Ø	Ъ 🖁
23	-	.476	\sim	1.093	0	ØØØ11	c î
	. /	.714	/ .	1.406	. t 35	ØØ1ØØ	ď ''
5	. /	.952		1.719	.	ØØ1Ø1	е
6		1.191	· · · / · ·	2.Ø31	-	ØØ11Ø	· f
7		· 1.429	/* · · ·	2.348		ØØ111	e g
8		1.667		2.656	1 / / ¹	Ø1ØØØ	h 🥆
9	· · · · · · · · · · · · · · · · · · ·	1.905	/ • •	2.969		Ø1ØØ1	i *
1Ø		2.143	. : -	3.281	- x · · ·	Ø1Ø1Ø	j
11	La ,	2.381	:	3.594	•	Ø1Ø11	k
、12 [•]		2.619		3.906		Ø11ØØ	, <u>1</u>
• 13		2.857	1000 - 10000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1	4.219		Ø11Ø1	m **, **
14	· .	3.Ø95		4.513 •	05	Ø111Ø	n
15	•	3.333		4.844		Ø1111	0 *
16	•	3.571		5.156		10000	p
17	· · · · · ·	3.8Ø9		5.469	· · · ·	10001	q
18		4 .Ø 47	• •	5.781			r
19	×,	4.286	<u>.</u>	6.Ø94		10011	s t
20		4.524		6.406		10100	•
21		4.762		6.719		10101	u'
22		5.000	•	7.Ø31	• *	10110	
							· · · · · · · · · · · · · · · · · · ·

See page 27.

ERIC

Figure 7. Dial Setting Codes.

a. 1

1

	4	· · · · ·	C1		· · · · ·		• •		1
Letter Settin	<u>ig</u>	Letter Setting		Let	ter Setting	`	Letter	Setting	/
PLUG-IN	· ·	D4: B PREAMP			. GEN.	· ·		ATTENUATO	τŧ
D1: B VOLTS	•	D7: A PREAMP	, ,	D10					
D3: A VOLTS	•		•	<u></u>	<u>INTOOPU</u>			DC FCCW)	<u>)</u>
	•	a -AC	FCW		<u>.</u>		<u>sq.</u> (<u>1000 Hz</u>	1
	U DOUA		FCW	່aູ	INT	FCW 🥂			
	V FCW*	b +AC	•	v ·	EXT	FCCW	a	6 ± 1 V	FCCW
D 4	,	c +DG	*	~		·	Ъ		op
o≪ 5j"		d –DC ·		D1.	1: MULTIPLIE	R	~ /	12 "± 2	•
a 10 "		e OFF		·		<u> </u>	· .	12 ± 2 14 ± 1	
e 20 "	1 <u>-</u>	f BALSET	FCCW	a	.001	FCCW	a		•
f 50 "	tjan i jana s					FCCW	e	17 ± 2	
	r shi ta sa	D5: SWEEP MOD	T.	Ъ	.01		f	. 19 ± 2	
g 100 " h 200 "		D5: SWEEP MOD		С	12.1		g	20 ± 1	
II 200	· · ·			d	1.		h	21 ± 1	
·1 500		VAR. LENGTH:		´ e	10.		i	22 ± 1	•
j 1 V		a ARM	FCW	f	.100	•	-	23 ± 1	× ·
k 2 "	1 7	b MAN		·g	1000.	FCW .] >
1 5 "	1	c AUTO	•	0		- 30	. ~		
m 10 "	r	d DRIV	•	.D13		c 1	L	25 ± 1	. 11
n 20 "		VAR. RATE:					m	25 ± 1	e spini
				(M($\mathbf{JLTIPLIER} = 10$	U)	. n -	2 6 ± 1	
	s in the second s					<u> </u>	· /o	27 ± 1	A
ip 100		f OFF	FCCW	а		FCCW	р	28 ± 1	11
q 200 "	FCCW*		•	Ь	$15 \pm 3.$	<u> </u> _/	ġ.	28 ± 1	. /
· · · · · ·		D6: TRIGGER S	OURCE	ċ	19 ± 2	~ a///	.ч r_	29 ± 1	. [
D2: TIME	a		·	d	23 ± 3	1/.	· · · · ·	• ,	
		a LINE '	FCW	e	28 ± 2	· // ·	8	29 ± 1	· · · · ·
a 10 µ	s FCW	b AC EXT/		-	· · ·	· · // *	E 🦏	30 ± 1	: 1
ь 20 "				f	-32 ± 2	AI -	u .	30 ± 1	
c 50 "	n na series de la companya de la com El companya de la comp		20 1	g	, 4 [#] 36 ± 2	///	v	31 ± 1	FCW
. C		d AC EXT		h	41 ± 3	Π^{*}	-	*	•
u 100		e DC EXT		i	46 ± 3 /		D15:	DC LEVEL	
e 200 "		f AC INT	, .	i	50 ± 2	. / .*		D14 FCCW)	• • •
f 500 "	۱. ۱. ۱.	g DC INT		k	55 ± 3			DI 4 1000)	
g 1 m	IS	h OFF	FCCW	· 1 ·	60 ± 3	1			Doot
h 2 '"				-	• 64 ± 2 •		a, D, C,	d OFF	FCCW
i 5 "	· ·	SCOPE		m	•		٥	-57 ± 1	V.
j 10 "		<u></u>	ų	n	$69 \pm /3$	•	е	-56 ± 1	
k 20 "		D8: Y DISPLAY		0	73 ±'·2	1	f	-53 ± 3	2
		DO: I DISPLAI		Р	76 ± 3		g .	-48 ± 3	· ·
. I			·	q	82 ± 2	. *	h 🔼	₩44 ± 3	
m 100 "		a A	FCCW	r	87 ± 3	. ×	i	-39 ± 3	
n 200 "		b B	,	s	92 ± 3		- i	-35 ± 2	
o 500 "	-	c A&B CHO	P	ΞĒ.	96 ± 2		J · · ·	-31`± 3*	
p 1 s		d A&B ALT		u	100 ± 2		л. 1		· .
q 2 "		e Avs. B			100 ± 2 102 ± 2	FCU	1	-27 ± 1	
r 5 "			1.04	v	102 1 2	FCW	m.	-24 ± 2	÷.*
·		D9: X DISPLAY					n	-20 ± 3	the states of the
5 . 10	· •	D3. A DISPLAI		<u>D1</u>	B: OUTPUT		0	-17 ± 2	la de la compañía de
t 🐔 20 "			P				P	-14 ± 2	*
. u , ju		a SWP x 5	FCW	ď	SQUARE	FCCW	Q.	-13 ± 1	
V EXT C	FCCW	b SWP		С	TRIANGLE	•	r	-13 ± 1	÷.
		C EXT	FCCW	Ъ	SINE		S	-10 ± 3	i i i
		The second se		a	RAMP		t	2 ± 11	ω <u> </u>
Arian .		I = - i		b	ŞINE	FCW			.
	,			0	, vint ,	TOW	u .	30 ± 17	
AVIA		٠. ٠					v	56 ± 11	FCW
() * Ful	ly Clock-	-wise		:				•	
		er-clock-wise	1		- -				., ^
- <u>1</u>	Ly Counter	EI CIUCK-WISE	18			5		•	
EDIC	•		тõ	2		· · ·	•	-	

Figure 7. Dial Setting Codes (cont.)

a 1 -		•	•	•				~~~~	-	•		
Letter Set	ting	.).	Le't	ter	Setting		• •	Letter	Settir	ıg	•	
DC SUPPLY	• • •	•	• D1	8:.	CURRENT		· · · · ·	D20:				
D16: METH	'R		· · · · · · · · · · · · · · · · · · ·	_	D17 FCW)	- -						
			<u>(</u> 0	<u> </u>			· · · 🏚		_ , _/``	. 🖌 .	FOOL	
	mo	DOCUT	a c	, , •	• A • •	. 1	TOOL	a	. <u>1</u>		FCCW.	./
a VOI		FCCW	а	. !	$02 \pm .0$		FCCW	Ъ	10	.*		ς.
v AME	'S	FCW	Ь	м	·01 ± .0)1		:• C	100			
			, c	¢	02 ± .02	2		d .	200		FCW	
D17: VOLT	AGE		d	•	.04 ± .02	2 .	₩		·			/
(OC & D18			• e		.07,±.02			D21:	FREQUEN	ICY	• •	· /
<u> </u>	<u></u>		f		.10 ± .02	-			RANGE 2			1
	±.1	FCCW								<u> </u>	, ,	
a/	- • F	FCCW .	g		.12 ± .02		· ·	•	Hz	• •		li -
•	- <u> </u>		h	•	.15 ± .02		•	a			FCW /	í (
•	· •	· · ·	. <u>'</u> i		. 19 ± .02			Ъ.	19 ± 1	L _.	/	
7	+ 1	FCW	j		.22 ± .02	2		່ວ	21 ± 1	L	4	5.
v :/		LCM	k		.25 ± .02	2		`d −	22 ± 1	L	* /	÷ .
•	•		1	i.	.27 ± .02			e	24 ± 1		1	
D17: VOL		¥ 2 •	. m	,	$.29 \pm .02$			f	25 ± 2		ļ.	
(OC & D18	.1A)	. *					•	. –			•	
	7		, n		.32 ± .02			g	28 ± 2		i	•
a.	7 ± .7	FCCW	o		.35 ± .02		'	h	31 ± 2			. •
	9 ± 1.5	•	p	• •	$.38 \pm .02$			i `	1 35 ± 2			
	8 ± 1.4	•	P I		.41 ± .02	2.	. · ·	1	40 ± .	3		
			, r		.44 ±.02	2 .		k	46 ± 3	3		÷
	6 ± 1.5				.46 ± .02		,	1	53 ± 4	4	-	
e 11.	3 ± 1.3		· •	. ·	/.49 ·± .02				61 ± 3			3
f 14.	0 ± 1.5		L	۹.			,	m 🥇	71 ± 6	, ,	1	
g 16.	3 ± 1.3		, u		.51 ± .02		-	n		- /	и	
e	8 ± 1.3		' V		.53 ± .02	ر ۲	FCW	· O	82 ± (·	-	
	0 ± 1.0				•	.*	Ø	р	94 ± (5° ·	. *	ν,
			AUI). 09	SC.			q.	108 ±	8		•
	0 ± 1.0	÷		1				r.	122 ±	8		
	5 ± 1.5	•	נת	19:	AMPLITUDE		5	S	140 ±			
	0 ± 1.0				1000 Hz)	•			$140 \pm 160 \pm$		•	· .
m 30.	0 ± 1.0		· <u>·</u>	n a		•		t				
n 32.	3,± 1.3			, ·	Vrms		1001	u	185 ±		·	
	5 ± 1.0	· · · · ·	a'	•	1 ± 1		FÇCW	: V	, 210 ±	10	FCCW~	·
	5 ± 1.0		` b		_2 ± 1		1		. :			:.
		•	, C		4 ± 1			VTVM				5
	8 ± 1.'3	·. (ď		5 ± 1					•		<u>, , , , , , , , , , , , , , , , , , , </u>
r 41.	3 ± 1.3		P		- 7 + 1			D22:	RANGE	•	ل مور	`
s ,43.	3 ± 1.3		f		8 ± 1	•		DLL	Vrms-	ino	•	1
t 45.	3`± 1.3			•			a .			STHE	FOOL/	· .
	0 ± 1.5		S B	0	10 ± 1		•	a	.001		FCCW	
	0 ± 1.0	FCW	ь þ		12. ± 1			÷Ь	• 0 <u>0</u> 3			:
V 501	• ••	100	i		13/±/1			Ċ	.01		/	
•	•.		j	• .	14 ± 1	1		d '	.03	/	r -	
			k		16 ± 1			"e	.1	. /.		
	RENT	/ · · · ·	1	·	17 + 1		•	f	.3	1.		
(SC & D17		. ·	- -	•	19.± 1		0		1		· · ·	•
	A i		m			· -	. `	g	1, 2 [°]			. · ·
a0	2 ≞ .01	FCCW	, n		20 ± 1			a	3			
	1 ± .01	16	· · O		21 ± 1.			/1	10	•	•	-
	±.01		· ⁄₽		23 ± 1		. /	í j	30 ·	, 		•
			P	1.1	24 ± 1°		. /	ķ 1	`100	•		•
d .03	± .01	. /	ŕ	2	26 ± 1		• / .	ĩ	300		FCW	
• -		. /	- -	,	27 ± 1	•	/	-				4.1
•	••	•	5		27 ± 1 29 ± 1		/	4	•	·		,
v .03	±.01	∽ FCW								• •		
· .			∠ " u	•	30 ± 1		10.1	· · ·	· · ·	ĩ		
• • •			v	· • ,	31 ± 1	ų	FCW		`	· •		r
		,										

ERIC Full Fork Provided by ERIC

An alternate method is used for sensing the positions of switches on circuit boards. In those cases the switches simply change circuit connections, and terminals of each switch are sensed like other circuit terminals, and the terminal interconnections sensed by the Connection Check* reveal the switch positions to PLATO.

2.3 Schematic Diagrams of the CGE-PLATO Interface Hardware

Topic'

The next ten sheets of schematic diagrams cover the CGE-PLATO interface hardware and are separately indexed as follows:

Sheet No.

Т

3

10

CGE Input from PLATO The Connection Checker The Connected-Terminal Selector The CC Relay Terminal Sensors I Terminal Sensors II The Dial Checker

Dial Setting Sensors

CGE Output to PLATO

Power Supplies

For details see Chapters 3 and 4.





CGE INPUT FROM PLATO

8 FOR 74 JPN


÷.

SHEET I OF 10











٠Å,



ERIC




TERMINAL SENSORS I 8 APR TH JPN SHEET 5 OF 10 Pole IR ISDB2A D ٢ 43 Ŧ 3 3 TI 78 POLE <u>-</u>(3) 4 ·24V T2 25.2 V AC SHEET 10 10 ALE ñ <u>F</u>(3) 2 6 4) 3 T3 17 13 14 8 4 3 3 (5) 16 8 TERM IN ALS 2000 JuF 4 4 4 C <u>#(7)</u>74 43) 3 241 7 pg. I š Á 1 17 T5 10 rgue 50µF ĸð 15 IN270 T **T6** R 11 Ik 14 0H0 ~ 75 IW ()⁵ C3 CCI SHEET Ň POLE SHEET 1 Q3 ZN 2270 10 CONN Ð 3) 3 Pole 750 <u>m</u>3 L(17) T 8 8 3 10 2N22TO Q POLE <u>"</u>3 SENSORS 11 12. 4 3 (7) T.9 11 BOARD Qu #-۰t 16 4 COIL CONTROLLED **(4**) 3 GROUND 2N 3055 POLA 0!T (T) 0! SHEET 4 1k' 4 TERMINAL 3 3 510 8 -m 1 W POLE RN2270 Q 14 "(T)T/I <u>C 217</u> <u>A</u> Ì 3 POLE 12 10 • 5 53 15 12 3 4 17) T 12. 7 13 R 14 4 *b*4€ 3/ ₹ 3 CC LATCH E) SNEET 4 POLE · IN 270 , Ť3) 710 SIGMA Por 6 14 TIS łŀ 62R2-3 17 14 IT TI4 U 8 3 24VDC 10 POLE 15 3 18 15 11 V SHEET 6 (4 3 17.715 Ę 15 CC2 241 14 HE P 170 B 6 3 (3)) 319 9 ian CC 3 (A)⁸-SHEET 6 8 Ð POLE INT, 12 TI 6 4 12 B[°] POLE ₹ itr. 10 12 TIT PLUG 4 (12)12 12 INT. (IZ) T 18 4 ¥. 13/12 15 14 76 ~ 14-(12 SIGMÀ 62R4 - 24VDC TERMINAL DEACTIVATION 31 ERÍC RELAYS 25

31.

TERMINAL SENSORS I


16 FED 74 . JPN



THE DIAL CHECKER

7 APR 74 JPN


SHEET JOF 10



DIAL SETTING SENSORS

,


SHEET 8 OF 10




CGE OUTPUT TO PLATO

SHEET 9 OF 10

9 AFR 74 JPN




POWER SUPPLIES



and a summer of the





2.4 Descriptions of Important Hardware-Components

Throughout the CGE-PLATO Interface Logic System, resistors, capacitors, and diodes have been introduced to stabilize the operation, or prevent transient effects that may damage the integrated circuit components. Every component used has been found necessary through practical experience with the system. The last modification to the hardware was made on 25 March 1974, and no significant CGE hardware failures have occurred since that time. As of 8 April 1974, complete Connection Checks and complete Dial Checks have been performed since 3 December 1973.

Certain hardware components materially contributed to increasing the speed and reliability of the interface and enabled a tremendous reduction in the number and size of its discrete components. Therefore, it seems desirable to reproduce the manufacturer's descriptions of these components in this report, as follows:

Component	Pages .
Inselek L02 SOS/MOS 8 Channel Multiplexer	32-33
Inselek LO5 Low Resistance 8 Channel Multiplexer	34-36
ASC - Econoverter	37-38
Servotron EE5S200 +5 V DC Supply	39–40
LCD 2.15.200 \pm 15 V DC Supply and	
LCD 1.5.1000 V DC Supply	41-42

37.

·L02

SOS/MOS **8 Channel Multiplexer**

GENERAL DESCRIPTION

The LO2 is an 8 channel multiplex switch with output enable control and 1-out-of-eight decoder included on the chip. Vastly superior characteristics . are obtained through the unique process of forming SOS/MOS transistors on an insulating substrate. The logic input lines of the LO2 can be used directly with TTL logic levels with no level shifting interface required. The channel switching time is typically 20 times faster, while power dissipation is only one tenth that for conventional P-MOS multiplexers.

S.

S,

S, S. S, S. S,

s,

32 38

IGH-SPEED . LOW-POWER . MOS INTEGRATED CIRCUITS ON INSULATING SUBSTRATES . LOW POWER . HIGH-SPEED


FEATURES


•


- TTL Compatible Input Logic Levels
- One-Out-Of-Eight Decoder on the Chip
- High On-Off Ratio
- Output Enable Control
- Fast Switching Time 50 ns
- Low Power Dissipation
- Input Gate Protection
- Low Leakage Current
- Zero Offset Voltage
- ±5 V Analog Signal Range

APPLICATIONS

- A/D Converters
- Data-Transmission Multiplexing
- Signal Selectors







. C0005

ABSOLUTE MAXIMUM RATINGS

: A

25

L

ERIC


Supply voltage V_{so} with respect to most positive supply voltage V_{so} -22 V Control input voltages with respect to V_{ss} -22 V Data input and output voltages with respect to V_{ss} -22 V Storage temperature TA Operating temperature TA


RECOMMENDED OPERATING VOLTAGES

 $V_{SS} = +5V \pm 5\%.$ $V_{DD} = -15V \pm 5\%.$

ELECTRICAL CHARACTERISTICS (25°C) $V_{SS} = 5.0V$, $V_{DD} = -15V$, $-5.0V < V_{OUT} < 5.0V$

÷	SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	. TEST CONDITIONS
)	RON	Data Channel "ON" Resistance		250	400	Ω,	ν _{OUT} = -5.0 V, I _{OUT} = -100 μΑ
	ROFF	Data Channel "OFF" Resistance	1.5	3.0		GΩ	$v_{OUT} = 0V$, $OE = 0V$, $v_{IN} = -5V$.
/	* ^I LO	Output Shunt Leakage Current	· .	50	200	p♠	$V_{OUT} = 0V, OE = 0V, V_{1N} = N.C.$
	LDI	Data Input Shunt Leakage Current	· · · ·	100	500	рА	$v_{IN} = -5V. OE = 0V. V_{OUT} = N.C.$
•.	V _{IE} .	Logic Gate Input "Low" Level		t	0.8	v	•
	VIH	Logic Gate Input "High" Level	3.2	• • • • • • • • • • • • • • • • • • •	·	V .	•
•	1,	Channel Switching Time		45	70	ns	FIG. 1
	Ċdb	Output Capacitance	. \$	8.5		pF	V _{OUT} = 5 V, f = 1.0 MHz
	C _{is}	Data Input Capacitance	•	2.5		pF -	VIN = 5 V. f = 1.0 MHz
	P _D	Power Dissipation		50	-150	mW	OE → O V





OUT ,A

Resistance 00 Channel Multiplexer

LOW

ERSITY PARK PLAZA . 743 ALEXANDER ROAD . PRINCETON . NEW JERSEY 08540

40

34

COO 2 3 8

OPERATION

address lines.

(OE) is low.

lines.

ABSOLUTE MAXIMUM RATINGS	
Supply voltage V_{DD} with respect to most positive supply voltage V_{S}	s - 25V
Control input voltages with respect to V _{SS}	-25V
Data input and output voltages with respect to VSS	-25V
Data (switch) current	50 mA
Storage temperature T _A	65°C to + 150°C
Operating temperature T _A	0°C to + 75°C

RECOMMENDED OPERATING VOLTAGES

 $V_{SS'} = +5V \pm 5\%.$ $V_{DO} = -16 \pm 5\%$

CAUTION Care in handling of this device is mandatory to prevent damage to the outputs due to static electricity. To retain the inherent high impedance levels of the device, no protective circuitry is used at the outputs. Recommendations include use of conductive foam or trays for out-of-circuit handling, grounding of soldering iron tips, and device removal or insertion only with power supplies turned off. Operators handling the components during test or assembly should wear grounded wrist-straps.

ELECTRICAL CHARACTERISTICS (25°C)

 $V_{SS} = 5.0V, V_{OD} = -16V, -5.0V < V_{OUT} < 5.0V$

•		. .	۹		*	
SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
R _{ON}	Data Channel "ON" Resistance		15	40	Ω	$V_{OUT} = 0V$, $I_{OUT} = 1 \text{ mA}$
ROFF	Data Channel "OFF" Resistance	. 10	250		MΩ	V _{OUT} = 0V, OE 0V, V _{IN} = -5V
I _{LO}	Output Shunt Leakage Current		500		ρА	V _{OUT} [*] = 0V, OE = 0V, V _{IN} = N.C.
LDI	Data Input Shunt Leakage Current		1		nA	$V_{IN} = -5V, OE = 0V, V_{OUT} = N.C.$
V _{CL}	Control Input "Low" Level	V _{DD}		0.8	v /	•
V _{CH} '	Control Input "High" Level	3.2		v _{ss}	V	
I _{CF} *	Control Input Load Current	``	10		μΑ	V _c = 0V
I _{CR}	Control Input Leakage Current	- A)	~~20	4	μΑ	V _C = 5V
C _{db} , y	Output Capacitance		^{⇒ ∲} 32		pF_	V _{OUT} = 5V, f = 1.0 MHz
C _{is}	Data Input Capacitance		8	· ·	pF	V _{IN} = 5V, f = 1.0 MHz
P _D	Power Dissipation		150	400	mw	OE = 0V

*A transient current of maximum value - 1.6 mA occurs during a one to zero transition at each input terminal.

SWITCHING CHARACTERISTICS (Fig. 1)


V_{SS} = 5V

V₀₀ = -16V


 $T_A = 25^{\circ}C$

	PARAMETERS	MIN.	TYP.	MAX.	ÚNITS
¹ cc	Channel to channel switching time	e .	75	150	nS
t _{EC}	Enable to channel switching time		⁻ 50	150	nS
t _{DC}	Disable to channel switching time		75	150	nS

41







ANALOG -TO-DIGITAL CONVERTER

ADC ECONOVERTER

Datel Systems has achieved a major breakthrough in Analog to Digital converter design by use of a proprietary measurement technique and state of the art packaging fabrication. The Econoverter is completely self contained in a miniature plastic case measuring 2" x 2" x .375".

Simplified operation, small size, and low cost make this converter ideally suited to OEM applications. Market areas in clude avionics, automatic semiconductor test equipment, computer, equipment, process control, geophysical instruments, medical electronic instruments/systems, oceanographic, instruments, data transmission or any requirement where high resolution is not of prime importance.

Econoverter is available with six bitresolution with a digitizing speed of 50 μ sec for a full scale input excursion and is proportionally faster for less than full scale inputs. Analog input voltage range can be either unipolar (0V to +5V or 0V to +10V) or bipolar (+2.5V or ±5V) by means of externally programming the unit via pin strapping. Overall accuracy is adjustable to ±1/2 LSB. Output digital coding is straight binary for unipolar inputs.

The Econoverter is adjustment free over an operating temperature range of 0° to +70°C and has a temperature coefficient of ± 100 ppm/°C with long term stability of $\pm 0.1\%$ /year: All digital inputs and outputs are compatible with standard TTL/DTL logic levels. Input power requirements are +5VDC @ 80 ma, +15VDC @ 15 ma, and -15VDC @ 5 ma.

Econoverter is fully encapsulated and features dual in line pinning compatibility, 100" grid pin spacing.

4174

20 KHZ A/D CONVERTER FOR UNDER \$30.00

FEATURES


□ Low cost
\square Small size $\frac{1}{2}$
\Box Low power consumption
Programmable input
Fast conversion rate
Self contained
Excellent long term stability
OFM designed

U DEM designed . .

37

\$29.95 single quantity 1.6 cubic inches 0.7 watts Unipolar or bipolar 20 KHz, 6 Bit resolution Simply apply D.C. power ±0.1%/year

Generous discounts available



INPUT/OUTPUT MECHANICAL DIMENSIONS INCHES (METRIC) CONNECTIONS FUNCTION 1/O PINS PIN 020 DIA E O.C (STATUS) 100 (2 5 mm) 1 800 1 (5mm) 2 OFFSET CONTROL 2.000 (5 08cm) 1.850 3 START CONVERT 4 INTERNAL CLOCK OUT 7 SPACES AT 100 EACH (SERIAL OUTPUT) 5 BIT 1 OUT (MSB) 6 BIT 2 OUT ± 1.150 ROTTOM SIDE 7 BIT 3 OUT VIEW 2.000* (7.11cm) .850 .750 8 8IT 4 OUT 9 BIT 5 OUT 10 BIT & OUT (LSB) .350 +5V POWER INPUT 250 18 +15V POWER INPUT -15V POWER INPUT 19 250 20 POWER GROUND 2.000 (7.11cm) MIN 21 F.S. ADJUST 175 (9.5mm 22 ANALOG GROUND 23 ANALOG INPUT 2 24 ANALOG INPUT 1 43


ELECTRICAL Inputy:

ORDERING INFORMATION

input;		· I	rentormance:
Analog input voltage	ANALOG		Resolution One part in 64.
range :	VOLTAGE INPUT	JUMPER	Linearity' ± 1/2 LS8.
·	RANGE PIN	PINS	Full scale accuracy ± 1 LSB.
	0V to +5V · 23	22 to 24, 2 to 20	NOTE 1: The +15VDC power supply input is used as tha referance voltage.
•	0V to +10V 24	22 to 23. 2 to 20	Therefore, the F.S. vol- tage is directly propor- tional to this voltage.
	±2.5V 23	22 to 24. 2 to 17	NOTE 2: The full scale accuracy
	±5V 24	22 to 23, 2 to 17	can be improved by ax- tarnal trimming.
Input impedance	Input pin 23: '2.4K Ohm Input pin 24: 4.2K Ohm	u u	To reduce the F.S. vol- tage connact a trim re- sistor from pin 21 to pin
	±20V 🐡		18.
Start of conversion	Positive pulse with durat nsec min. Rise and fall ti	ion of 100 mes <500	To increase the F.S. vol- tage connect a trim re- sistor from pin 21 to pin 22; Trim rasistor
× .	Asec Leading edge resets conv		rangè 50K to 2 Meg.
•	Trailing edge initiates con	erter.	Long term stability X. ±0.1%/year
· • . · ·	Loading: 2TTL loads		Temperature coefficient*) ±100ppm/°C
Outputs:		· · · ·	Encoding time Min: 0.5 µsec (zero scale)-
Parallel output data	6 parallel lines of data ha		Max: 50 µsec (full scala)
	next conversion comman	d	Reading rate Up to 20,000 samples/sec. for full scale-proportionally faster for less
•	V out ("0") ≤ +0. V out ("\") > +2.	4V v 🗌	(then F.S. inputs,
and the second	Each output capable of c to 6 TTL loads.	Iriving up	requirements +15VDC, ±0.5VDC @ 15 ma max
Output coding	Straight bìnary (Unipol Offset binary (Bipolai	ar input) rinputi	-15VDC, ±0.5VDC @ 5 ma max + 5VDC, ±0.25VDC @ 80 ma max
End of conversion	V out ("0") < +0.4y conversion		PHYSICAL-ENVIRONMENTAL
· · · · · · · · · · · · · · · · · · ·	V out ("1") > +2.4V sion complete		Operating temp. range0° tó +70°C Storage temp. range55°C to +85°C
	Loading up to 6 TTL loa	ds.	
	NOTE: End of conversion		Relative humidity Up to 100% non-condensing Size
	log input exceeds the full scale voltage.		Pins 0.020" round gold plated, 0.250" .
Internal clock (Serial 👘	•		Case material Black Dially! Phthalate, per
output)	Pulse train, 50% duty cyc		MIL-M-14. Converters fully repairable
	logic levels). Each negative tion indicates one count,		Weight
	63 counts.	up (0	Mating Socket, DILS 2, 2 Req'd. per module, \$5/pr.
		-L	
	···· ·	بدير بسايت سيسيخ الالا	

Performance:

MODEL - ADC ECONOVERTER UNIT PRICE \$29.95 ea.



44 28

)



PRICES AND SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

SYSTEMS, INC. 1020 TURNPIKE STREET, CANTON, MASS. 02021 TEL. (617) 828-8000 TWX: 710-348-01353 TELEX: 924461 COPYRIGHT © 1974, DATEL SYSTEMS, INC. ALL RIGHTS RESERVED 4/74 Bulletin AECCT15404

ECONOMY ENCAPSULATED LINE TO DC REGULATED POWER SUPPLIES




SERVOTRON'S EE SERIES of regulated power supplies was designed to provide the "power fit" in performance, price and packaging for the new, low cost LED, MOS, TTL, DTL, DA Converters, Function Modules and Operational Amplifiers.

- WOULD YOU BELIEVE???
- Regulated (0.25%) dual and single outputs . . . Compact (2" x 2" x .875") modular packaging . . Priced at \$12** in unit quantities . . .

UNBELIEVABLE?. BUT TRUE!

SPECIAL FEATURES:

- 6 \$9.97** (1K quantities)
- Short Circuit Protected
- Miniature Size
- No Derating Over Specified Temperature Range




SPEGI	FICATI	ÓNS:	• •	· 🔨

 No Derating Over Specified Tempera 	iture Hange	TT TO	9	
	<u> </u>		<u> </u>	
MODEL	EE5S200	EE12D25	EE15D25	·
Output Voltage Vdc	5	<u>+</u> 12	<u>+</u> 15 ,	£
Output Current mA	200*	25*	25*	
Line (105-125 Vac)	•	.25%*		,
Regulation Load (0-100%)		.25%*	، با مهمینیسیسی مسیر با بین 1 میشور باییریس	
Ripple and Noise mV, rms		2*		· .
Temperature Coefficient /ºC		02%		
Warm Up Drift , mV		15	· ·	
Output Voltage Tolerance (Factory set)		<u>+</u> 1%	2	•
Input Voltage and Frequency		- 105·125 Vac, 50·440 Hz	• •	
operating Temperature				
Storage Temperature	-/			
Case Dimensions (Servotron SC=3 Outline)		2'' × 2'' × .875''	£	
Connecting Instructions	• SC-3A	SC-3B	SC-3B	· · · · · · · · · · · · · · · · · · ·
Price (1.99)	\$14.00	\$12.00	\$12.00	•
Price (1 K)	\$11.75	\$9.97	\$9.97	*

39

OUTLINE DIMENSIONS



CONNECTING INSTRUCTIONS

SINGLE OUTPUT MODELS SERVOTRON SC-3A CONNECTING INSTRUCTIONS

- PIN 1. ac input
 - 2. ac input
 - 3. –Vdc output
 - 4. No connection
 - 5. +Vdc output

DUAL OUTPUT MODELS

SERVOTRON SC-3B CONNECTING INSTRUCTIONS

- PIN 1. aç input
 - 2. ac input
 - `3. 🗳 —Vdc output
 - 4. Common .º
 - 5. '+Vdc output

OPTIONS: (Add as suffix to part number)

Input, 200 to 240 Vac, 50 to 440 Hz

(\$2.00 additional charge, 1'99)

ORDERING INFORMATION:

Prices are F.O.B. Haverhill, Mass. Terms are net 30 days to accounts that have established credit with Servotron. Orders of tess than \$25 with accompanying

Ε

remittance must include \$1.00 for transportation cost. Orders of less than \$25 without accompanying remittance will be shipped C.O.D.

4.1



40

46

🖛 🖌 P.O. BOX 292 HAVERHILL, MASSACHUSETTS 01830 🔳 TELEPHONE (617) 374-0777




SCI CREED: "To furnish the best possible solution. . . at a most favorable price."



P741 DPS LCD

Encapsulated Series (\mathbf{N})



OUTLINE DIMENSIONS




Fig. 1






Fig. 2

Fig. 3

ax ipsis





940 . 14 × 10 1 JUNE INSERTS VOLUMENTO DE MIN

CONNECTING INSTRUCTIONS

SINC	SLE	OUTPUTS	DUAL	L a	UTPUTS
PIN	1	ACm	PIN	1	ACm _
	2	ACm			ACin
·	3	Vdc out		3	-Vdc out
	4	No Connection		4	Common 1
	5	+Vdc out	ŝ		Vdc out
		6 High Isa	lation		
		'J' Optio	on only		

OPTIONS: See Page 11 For Details

RIC

LOW COST MINIATURE POWER SUPPLY SERIES WITH BETTER THAN AVERAGE REGULATION

INPUT VOLTAGE AND FREQUENCY: 105 to 125 Vac - 50 to 440 Hz **RIPPLE AND NOISE (PARD):** 1mVrms

TEMPERATURE COEFFICIENT: 0.02%/°C-typical

48

OUTPUT VOLTAGE TOLERANCE: Factory set at ±1% (fixed)

OPERATING TEMPERATURE RANGE: -25°C to +71°C STORAGE TEMPERATURE RANGE:

-25°C to +85°C

- SHORT CIRCUIT PROTECTED
- NO DERATING UP THRU +71°C
- **COMPACT SIZE**
- ECONOMICALLY PRICED
- FLEXIBLE MOUNTING PINS .

	•					~~		
· . ·	MODEL NO	OUTPUT VOLTAGE Vdc	OUTPUT CURRENT : ħA	REGUL LINE	LOAD	PACKAGE SIZE fig.	UNIT PRICES 1 · 9	
						:	•	
	SQ1.5.200	5	* 2 00	0.25	0.25	· 1 ·	¢10.05	
	SQ2.12.30	→ ±12	± 30	0.25	0.25	1	\$19.95	
	SQ2,12,50	±12	± 50	0.25	0.25	1	19.95	
	SQ2.15.30	± 15 ·	± 30	0.25	0.25	1	28.95 19.95	
	SQ2.15.50	±15	± 50	0.25	0.25	1		
			1 00		0.20	• .	28.95	
	P741:5005S	5	500	• 0.20	0.20	2	\$29.95	
	P741-1012	±12	±100	0.20	0.20	2	\$29.95 39,95	
	P741-1015	±15	±100	0.20	0.20	× 2	33,95	
				0.20	0.50	2	33.95	
	DPS1.5.1000	5	1000	0.50	0.50	3-8	\$29.95	
					0.00		\$25.55	
	LCD1.5.500	5	500	0.20	0.20	3-A	\$37.95	
	LCD1.5.1000	5	1000	0.20	0.20	3-B	49.95	
,	LCD2.6.50	±6	± 50	0.20	0.20	3-A	43.00	
۰,	LCD2.12.100 ,	. ±12	±100	p.20	0.20	3-A	45,00	
	LCD2.12.200	±12	±200 [•]	0.20	0.20	3-B	59.95	
	LCD2.15.25	±15	± 25	0.20	0.20	3.A	19.95	
	LCD2 15 50	±15	± 50	0.20	0.20	3·A	35.00	
	LCD2.15.100	±15	±100	0.20	0.20	3-A	45.00	
	LCD2, 15, 200	±15	±200	0.20	0.20	·3-8	59,95	

Other Models Available Upon Request.

2.5 Item Wiring Records and Parts Lists

The wiring lists and parts for the CGE-PLATO Interface Items, listed in Section 2.0 above, are reproduced on the following pages.

CGE LOGIC BRD - FRONT

Item Name

Item No.

Part: 1 44-Contact Vector Plugbord Receptacle Type R-644 (\$2.62) Date 1 March 74 By J.F.Neal

vare			4 BY J.P.INE								
	C	onnec	ted Item	This	Item		Ū.	onnec	ted Item	This	Item
Use	No.	Pin	Cable Wire	Term	Chip	Use	No.	Pin	Cable Wire	Term	Chip
GRD			Chassis	A		+5	5	1		r	
-15	<u></u> 5 ∙	4	GN (B1 k)	В	72741 4	+5 Flt.	5	2	Red (Brn)	2	
NC				C			N.C.			3	
NC			•	D		DATA	25	1	Red (B1k)	4	7404 B/1
NC				E		CLK	25	2	Grn (B1k)	. 5	7404 B/3
NC		0		F		WE	25	3	Wh (Blk)	6	7404 ▲/1
NC				Ĥ		NC		• •	•	7.	
NC			0	J		NC				8	
NC				K		NC.		•		9	
NC				L		NC			· · · · ·	10	۲. J
+15	5	5	Red (Blu)	М	72741 7	NC	•	-		11	
CGE Ready	26	10	Red (Blk)	N	74123 C/12	NC			3	12	
7	26	1	Ora (B1k)	P	7450 A/6	OV. FLT.	5	3	Brn(Rd-Brn)	. 13	
21	26	ź	Yel (Blk)	R	7450 B/8	CC 5	4	POLE 36	Yel (Red)	14	74123 B/2
22	26	3	Blu (Blk)	S	450 B/6	CC1	3	С	Red (Yel)	15	7411 C/12
23	26	4	Wh (Grn)	. T	7450 C/8	+5		· ·		16	
24	26	5 .	Wh (Blk)	U	7450 C/6	D10	13	3	Blu .	17	LÖ2 B/10
Test bit		7	Brn (Blk)	V	7404 A/12	011	13	4	Ora	18	LO2 B/9
D16	16	. 3	Red	W .	LO2 C/12 LO2	D12	3 13	5 、	Grn	19	LO2 B/8
E17	16	4	Ora	X /	C/11	D13	13	6	Grey	2Ò	LO2 B/7
D18	16	5	Grn	· ¥	LO2 C/10	<u>014</u>	13	7	B1k	21	LO2 B/6
т30	4	N.O. 30	Red (Brn)	2	LO5 D/6	015	13	8	Wh	22	LO2. B/5

ERIC

⁴⁴ 50

CGE LOGIC BOARD - BACK

,	The	m Mama				
		m Name				
PART: 1 44		wnaman	DINGRODD	DECEDEACTE	TVDD	D_6//
PART: 1 44	-CONTACT	VECTOR	PLUGBURD	KEUEPIAULE	LILL	N-044

2 Item No.

Date			By JPN				. <u>.</u>				
	∖ C	onnec	ted Item	This	Item		<u> </u>	onnec	ted Item	This	Item
U s e	No.	Pin	Cable Wire	Term	Chip	Use	No.	Pin	Cable Wire	Term	Chip
•	NC			A	105 <u>A</u> 12		NC			1	LOSD
D8	11	2	BRN	В	LO2B 12	D1	12	3	WH	. 2	LO2A 11
D9	11	3	BLU	С	LO2B 11	D2	12	.4	GRAY	3.	LO2A 10
D19	14	3	GRAY	D	LO2C ² 9	D3	12	5	RED/GN	4	LO2A 9
D20	14	4	WH	E	LO2C 8 LO2C	DÅ	12	6	RED/YEL	5	LO2A 8
D21	14	5	VIO	F	7	D5.	12	7	RED/BLK	6	LO2A 7
D22	15	3	GRN	н	LO2C 6	D6	12	8	TAN	7	LO2A 6
T15	4	N.O. 15	YEL (RED)	J	LO5B 5	D7	12	12	YEL	8	LO2A 5
T16	4	N.O. 16	RED (YEL)	ĸ	LO5C 12	Tl	. 4	N.O. 1	BRN (BLK)	9	LO5A 11
T17	4	N.O. 17	RED (BLU)	L	LO5C 11	T2	4	N.O. 2	BLK (BRN)	10	LO5A 10
т18	4	N.O. 18	BLU (RED)	M	L05C 10	Т3	4	N.O. 3	ORA (BLK)	11	LO5A 9
T19	4	N.O. 19	WH (GRN)	N	L05C 9	Т4	4	N.O. 4	BLK (ORA)	12	LO5A 8
т20	4	N.O. 20	GRN (WH)	P	L05C . 8	т5	4	N.O. 5	RED (WH)	13	LO5A · 7
T21	4	N.O. 21	RED (ORA)	R	LQ5C 7	Т6	4	N.O. 6	WH (RED)	14	L05A 6
T22	4	N.O. 22	ORA (RED)	S	L05C 6	т7	4		RED (BLK)	15	LO5A 5
T23	4	N.O. 23	BLU (GRN)	Т	L05C 5	. T8	4	N.O, 8	BLK (RED)	16	LO5B 12
Т24	4	N.O. 24	GRN (XTR)	· U	LO5D 12	т9	4	N.O. 9	BLK (WH)	.17	LO5B 11
T25	4	N.O. 25	BLU (BLK)	v	LO5D 11	.T10	4	N.O. 10	WH (BLK)	18	LO5B 10
T26	4	N.O. 26	BLK (BLU)	W	LO5D 10	T11	4	N.O. 11	GRN (BLK)	19	LO5B 9
T27	4	N.O. 27	YEL (BLK)	x	LO5D 9	T12	4	N.O. 12	BLK (GRN)	20	LO5B 8
T28	4	N.O. 28	BLK/ (YEL)		LO5D 8	т13	. 4	N.O. 13	RED (GRN)	21	L05B 7
T29	. 4	N.O. 29	BRN (RED)	Z	LO5D 7。	T14	4	N.O. 14	GRN (RED)	22	LO5B 6

ERIC

PARTS LAYOUT CHIP SIDE

ITÊM Î

R2

10/2

101

22 k

C 2

.0IAF

.01µF

6.8μF


PART: 1 4 1/2" X 6 1/2" Vector 838 WE-IGN IC Board

30 16 pin D.I.P. sockets


2 Adjustable POT.


t. Ge

Per se



CHIP ELEMENTS






PARTS "LAYOUT

29 100 73

6



I TEM 2

TYPICAL "NUMBERED" BORD TERMINAL CONNECTION, HO

2/9-2/22

IN 914's: 60 TOTAL (& PER CC TERMINAL) .

4.7 1

ZENER

Diones,

2 TOTAL

2.

47

53

DUSA

BUSE T

RELAY DRIVER BOARD

Item Name

Item No.

Item

Chip

۰.

` . . .

/6

This

Term

7.4

'

<u>11</u>

.	· · · · · · C	onnec	ted Item	This	Item				ted Item
Üse	No.	·Pin-	Cable Wire	Term	Chip	Use	No.	Pin	Caple Wir
24V AC	5	8		A		24V AC	5	7.	
C2 24V	12 13A	14	14/ 8 15/8 16/8	B		GND			
CC1 5V	i	15	RED (YEL)	С		CC1 24V	12	13	BLU
Г1	4	POLE 1	RED	D		T1	17	1	PINK
C2	.4	POLE 2	WH	E		T2	17	2	WH .
Г3	4	POLE 3	BLK/WH	F		Т3	17	3	GRAY
<u>r4</u>	4	POLE	1	H		. T4	17	4	VIO
ŕ5	4	POLE 5	ORA/BLK	J,		Ť5	17	5	BLK
6 .	4	POLE 6	GRN/WH	K	•	Т6	17	6	YEL
. 7	4.	POLE 7	GRN/BLK	L		T7	17	· 7	BRN
	4	POLE 8	RED/WH	М		т8	17	8.	BLU
19	4	POLE 9	BLU/WH	N		Т9,	17	.9	TAN
[10	4	POLE 10	GRN	P		т10	17	10	GRN
[11	4	POLE 11	RED/BLK	R	•	T11	17	/11,4	GRN/RED
[12	4	POLE	WH/BLK	S		T12	17	12	YEL/RED
, 13	4 "	POLE 13	BLU	. T	· · ·			/ • •	•
r14	4	POLE 14	BLK	U		T14	17	14	BLK/RED
15	4	POLE 15	OR	v		T15	1/7	15	ORA
`			•	W		CC3 24V	/ 13A	9	SLATE
				x		•	NC		· · · · · · · · · · · · · · · · · · ·
RD	OLLED	COIL 2	RED (BLK)	Ý			NC		
C TCH	4	POLE 31	BLK (RED)	Z		•	NC		•

 $\mathbf{54}$

Item 3 15 October 1973

.

RELAY DRIVER BOARD PARTS LIST

) i	Vector No. 3662 6.5" x 4.5" Plugboard
1'	Vector R644 PC Receptacle
1	RCA 2N2270 Transistor
1	Int. Rect. IR 18DB2A F.W. Rectifier
A STATE	500 Ω , 1 watt, 5% resistor
1	Int. Rect. 1N270 Diode
1	3 mF capacitor
. 1	11.5/25.2 V transformer
1	Sigma 62R2-24 V Relay
5	Sigma 62R4-24 V Relay
1	Sigma AD-22 Relay Socket
~ <u>s</u> .	Sigma AD-24 Relay Socket
1.	ON-OFF power switch with pilot lamp

(

CC RELAY - POLES & COIL Item Name

_`*

Item No.

SHEET 1 OF 3

H.	· (Connec	By JPN ted Item	This	Item	<u></u>	: <u></u>	Conned	cted Item	This	Iter
Use:	No.	`(Cable Wire	Term	· ·	Use	T	<u> </u>	Coble Wire		
r23	13A	5	BLU	23	· a	TI	3	D	RED	· 1	
[24	13A	27.	VIO .	24		T2	3 -	· E	WH	2	
25	16	7	WH	/ 2.5	•	т з	3	F	BLK/WH	.3	. .
26	16	6	BRN	26		Т4	3	н	BLU/BLK	4	
27	14	6	RED .	27	Ð	T5 * '	3	J	ORA/BLK	. 5	
28	14	7	BLK	-28		T6 ~	3	. к	GRN/WH	6.	
29 *	15	6	BLK	. 29.		T 7	3	L'	GRN/BLK	י 7 י	
30 ·	15	7	RED	30	•	т8	3	M.	RED/WH	8	
ATCH	3	2	BLK (RED)	31		T9	3	N	BLU/WH	9	
,		, , ,	<u></u>	-32		T10	3.	P	GRN	10	
			11 a	33		T11.	3	R	RED/BLK	11	
	,			34		T12	3	S	WH/BLK	12	•.
- .		•	· · · ·	35		T13	3	T	BLU	13	
с5	1	14	YEL	36		T14	' 3	U	BLK	14	. <u></u>
•					· · · ·	T15	3	V	OR	15	<u> </u>
· 		RE	LAY COIL		IEP170	Ť16	12	9 ·	YEL	16	٠. •
C4	16	9	🤣 GRN			T17	12	10	GRAY	17	
20 .	3	. Ү	RED (BLK)	∕⊃2	1]	T18	12	11	ORA	18	•
			i		•	T19	13A	1	WH	19	
	<u> </u>)			T20	13A	2	GRN	20	•
			· · · · ·			TZY	13A	3 ·	RED	21	
			B		·	T22	13A	4 -	ORA	22	• •

CC RELAY - N.C. CONTACTS

Item Name SEE NOTE BELOW

Item No. SHEET 2 OF 3

		Co	74 nnect	ed I	tem	This	Item				C	onnec	ted I	tem	This	Iter
Use	No		Pin	Cable	e Wire	Térm		Use No. Pin Cable Win		e Wire	Term					
	GRD			475	ì .	23	· ·			GR	D	•	4	7Ω	ľ	
			. 1			2.4					,		•		• 2	e
						25				·		• •			.3	
			۰.			26				•		1	• .		4	
						27	•		• •		,				5	
				•		28		~	1		•	• •			6	· .
•**				•		29			/						7	
			./	<u>ا</u>		30								<u>`</u>	8	ŀ .
¢		۰ ۴	•	*	,	31			۶.					Ĺ	. 9	-
				j	*	32	η.	·	~						_ 10	
•						33	• "								11	
			· •			. 34				·			•		12	ļ,
-· ,						35		ľ							13	.
GRD	CH	AS GR	SIS D			36									. 14	• .
	$\left[\right]$			1		-						. 			15	
• .	\ \ 	\mathbf{Y}				•					[· ·		16	ļ ,
			, ,										-		17	ļ
,				·		н.					. 				18	<u> </u>
ļ				<u> . </u>					•		. -		 	0	19	<u> </u>
	<u> </u>				·	- -	,				 	- -		· · ·	20	<u> </u>
	` 			-					-				ļ	. 	21	p.
	ľ				*\	· -		11	3	1		1.		V .	22	

ER

ί.,

to Chassis Ground. 57

_ 51

CC RELAY - N.O. CONTACTS

1.1

Item Name

Item No. SHEET 3 OF 3

Item

This

Term

Date	<u>i</u> MA		By JPN	•	•				:	
·		T	ted Item	This	Item				Conne	cted Item
Use	No.	Pin	Cable Wire	Term	、 .	•	Use	No.	Pin	Cable Wire
T23	2	Т	BLU (GRN)	23	,		T1	2	9	BINN (BLK)
T24	2	, U	GRN (XTR)	24			т2/	2	10	BLK (BRN)
T25	2	v	BLU (BLK)	25			тз	2	11	ORA (BLK)
T26	2	. W	BLK (BLU)	26			т4	2	12	BLK (ORA)
т27	2	. = X	YEL (BLK)	27			T5	2	13	RED (WH)
T28	2	Y	BLK (YEL)	28	, 1		T 6	2	14	WH (RED)
T29	2	2	BRN (RED)	29			T7	2	15	RED (BLK)
т30	1	2	RED (BRN)	30			T8	2	16	BLK (RED)
GND	CHAS GN			31 .			T9	2	17	BLK (WH)
		5. 19 19	વ	32			T10	- 2	18	WH (BLK)
, , ,			1 1. 	33	•		T11	2.	19	GRN (BLK)
				34			T12	2.	20	BLK (GRN)
··.	-		and the first first			L. L.	T13	2	21	RED (GRN)
+5V	1	1	BLU	36		Ì	T14	2	22 .	GRN (RED)
•							T15	2	J	YEL (RED)
							T16	2	K	RED (YEL)
				· .	•		T17	2	· L	RED (BLU)
•					•*		T18	2	M	BLU (RED)
							T19	2	Ň	WH (GRN)
			•	*	· `		т20	2.	P	GRN (WH)
		- <u>-</u>					T21	~2	R	RED (ORA)
	1	٩		1	· ·	L	Ť22 ∤	2	s	ORA (RED)

(BLK) 1 2 (BRN) A (BLK) 3 4. (ORA)) (WH) 5 .6 (RED)) (BLK) . 7. (RED) 8 9 (WH) 10 (BLK) (BLK) 11 (GRN) 12 (GRN) 13 (RED) 14 (RED) 15 ٠ (YEL) 16 (BLU) 17 ~(RED) 18 19 (GRN) ٠, 20 (भूम) Í (ORA) 21 22 (RED)

52

Z

CC RELAY PARTS LIST.

59

53

1 36PDT T-Bar Type 801 Electronic Controls No. 36C24


65 1 kΩ, 1/4 watt, 5% resistors (36 + 29)

2.

CGE POWER SUPPLY ASSEMBLY

Item No.

Date 10 DEC 73 By G.F.



ITEM 11* SCOPE - CRT J.P.NEAL (ANALAB. 1120 DUAL TRACE SCOPE) 7 Nov 13 CGE MODIFICATION/SCHEMATIC DIAL SENSING:" POTENTIOMETERS___ CONN. CABLE <u>(1). 4</u> <u>"(1)+5. V</u> WHITE . ORA BRN <u>B</u>(2) D8 BLUE <u>____</u> Y DISPLAY <u>_____</u> BLU <u>ç</u>2 D9 GREEN X DISPLAY PARTS: AMPHENOL 17-20090 9-PIN PLUG 17-311-01 CABLE CLAMP FOR SENSING "X DISPLAY FUNCTION" PIAL POSITION: 1 · OAK SERIES F. 3-POSITION, 1-POLE, NONSHORTING TYPE ROTARY SWITCH WAFER: 1 k Q 12 W, 5% RESISTORS (BETWEEN CONTACTS) Z RO K.D. 12 W, TRIM RESISTOR (BETWEEN LAST CONTACT & +5.4) FOR SENSING "Y DISPLAY FUNCTION DIAL POSITION: OAK SERIES F. 5-POSITION, 1-POLE, NONSHORTING TYPE ROTARY SWITCH WAFER. 1. R. J. V. 570 RESISTORS (BETWEEN CONTINCIS) 4. RO to SI YOW TRIM RESISTOR (BETWEEN LAST CONTACT \$+ + 5 V.) Item Numbers 6-10 are unassigned. 55 ERĨĊ 61

JPNEAL SCOPE - PLUGIN ITEM .12 26 SEP 73 (ANALAB TYPE TOO PLUG-IN) CGE MODIFICATION, SCHEMATIC CONNECTION SENSING: EABLE RELAY: SIGMA 4PDT-24V 12)14 BRN ₿(3) 24 V RED ina chasis gro YEL POLE 16 (**29** WH (TI6) 6N TIG AINPUT GRN - 117. POLE 17 2XP GRAY BRH 10 (4) TIT BINPUT (17) GN GRN - 117. POLE 18. (4) ORA P# 13 024 T18 FRIG INPUT (TIS) 12 AN I KA INT. Ħ 12/2 BLU_ 16 BLK **_**(3) cc / CC SIGNAL 14 N.C. RD SENSING: DIAL REP (12)2 RED 16 (1) + V WH WH $\frac{2}{\sqrt{2}}$ B VOLTS 12) DI GRN 12 # GRAY 32 TIME DZ RED/GR BRN 125 AVOLTS <u><u></u>#(2)</u> ž D3 RED/YEL 12 6 B PREAMP YR <u>5</u>(2) ¥ D4RED/BLK (2)7 BLU SWEEP 62 D5 TAN ORA 72 (2) TRIGGER Ş1 D6 82 1212 BLH YEL A MEAMP. D.7 -62.



ANALAB TYPE 700 PLUG-IN MODIFICATION PARTS

1 Amphenol 17-10150 15 pin Connector*

1 Cable #79 CC

1 Sigma 4PDT-24 V Relay

1 Sigma AD-24 Relay Socket

1 relay-mounting bracket

Dial-Sensing Parts:

1 Cable #79

1 Amphenol 17-10150 15 pin Connector

"B Volts" and "A Volts," each:

1 Centralab Series 4000, 17-position, 1-pole, shorting type rotary switch

16 1 k Ω , 1/4 watt, 5% resistors

1 5 kΩ, 1/4 watt trim resistor
"TIME":

1 Centralab Series 4000, 22-position, 1-pole, shorting type rotary switch

21 1 k Ω , 1/4 watt, 5% resistors

"A PREAMP" and "B PREAMP," each:

1 Oak Series F, 6-position, 1-pole; non-shorting type rotary switch

5 5.6 kΩ, 1/4 watt, 5% resistors

1 100 k Ω , 1/4 watt trim resistor

"TRIGGER SOURCE":

1 Oak Series F, 8-position, 1-pole non-shorting type rotary switch

7 5.6 k Ω , 1/4 watt, 5% resistors

1 100 k Ω , 1/4 watt trim resistor

63

"SWEEP MODE":

- 1 Oak Series F, 6-position, 1-pole non-shorting type rotary switch
- 5 5.6 k Ω , 1/4 watt, 5% resistors
- 1 100 k Ω , 1/4 watt trim resistor

FUNCTION GENERATER I. J.P. NEIL . 2º Per 73 MODIFICATION SCHEMATIC CGE DIAL SENSING: POTENTIOMETERS 728 CONNECTOR CABLE <u>ib</u>() Y10 WH +51 (13 BLU RED 4 17() TRIGGER (13 DIS <u>18</u>(7) PINK ORA Dil 4 MULTIPLIER 13 19(7) GRN VIO c/s 5 13 VIZ GAY 20,7) OUTPUT BL4 6 D13 ELK 21 ATTEN. ORA $\widehat{\Gamma}$ D14 22() WH GRN DC LEVEL D15 (13



EXACT 25/ FUNCTION GENERATOR I

CGE MODIFICATION SCHEMATIC

CONNECTION SENSING:

J.P. NEAL

26 Ser 73

RELAYS BOTTOM SIGMA 62.R4-24 RELAY #1 CONNECTOR CABL 5 REP SQUARE (19) Red 6 WH POLE 19 1 RED 131 4) · T19 8 . OKA INT. TRIANGLE 720 ORA 9 Port 20 2 10 GKN OZA 13A) (4) T20 WH - 145 WH 12 (Te) Pole 21 (4) SINE . 13 RED WH 3 13A T21 14 N.C. VIO 15 16 SLATE VID 9 .12(3) (3 ۲. /3A FLK 8 BRN (3A) B(3) 241 SIGMA 62.R4-24 #2 GRN GRN 6 INT. Pole 22 (4) (12) RAMP ORA GRH 13A TZZ BLU 8 BLN 9 INT. OUTPUT (23 BLU Pole 23 BLK 10 (13A) T23 YEL INT. YEL 12 Pole 24 (4) TRIG OUT (2) VIO YEL 7 13 JAA . T24 14 H.C .-V10 15 16 GREY BRN 6 1.3A Z.A BRN 66 60 FRIC

FUNCTION GENERATOR EXACT MODEL 251 MODIFICATION PARTS

Dial Sensing Parts:

- 1 Amphenol 17-20090 9-pin Connector (Top, Right) For "TRIGGER":
- 1 PA-60 switch wafer (2 positions: ground and + (4.1 V) For "MULTIPLIER":
- 1 PA-60 switch wafer
- 6 1 k Ω , 1/4 watt, 5% resistors
- 1 15 k Ω , 1/4 watt, 5% trim resistor
 - For "CYCLES/SEC":
- 1 3-sections IRS-CTC potentiometer: 30 kΩ, 20 kΩ, 25 kΩ trim resistor For "OUTPUT":
- 1 PA-60 switch wafer: 3 1 k Ω and 1 18 k Ω trim resistors -For "ATTENUATOR":
- 1 Ohmit Dual 100 k Ω Potentiometer
 - For "DC LEVEL":
- 1 Mallory RU-54DT353 3-section Potentiometer: 1 FP14R, 1 US43, and 1 SL45

61

67

Connection-Sensing Parts:


- 1 Cable #81CC
- 1 Amphenol 17-20090 9-pin Connector (Bottom, Right)
- 2 Signa 4PDT-24 V relays
- 2 Sigma AD-24 relay sockets

relay mounting bracket

ITEM 14 J.P. NEAL HP 200 AB AUDIO OSCILLATOR 2 OCT 73 CGE MODIFICATION SCHEMATIC

CONNECTION SENSING:

SIGMA 4PDT-24V RELAY



HP 200AB AUDIO OSCILLATOR MODIFICATION PARTS

Amphenol¹17-20090 9-pin Connector

Connection-Sensing Parts:

i

- 1 Cable #83CC
- 1 Sigma 4PDT-24 V Relay
- 1 Sigma AD-24 Relay Socket
- 1 relay-mounting bracket

Dial-Position-Sensing Parts:

"AMPLITUDE," D19

1 Ohmite AB Dual 25 kΩ. Potentiometer,

"RANGE," D20

- 1 Centralab AD, 6-position, 1-pole shorting switch
- 3 1.5 k Ω , 1/4 watt, 5% resistors
- 1 100 kΩ trim resistor
 - "FREQUENCY," D21
- 1 Ohmite AB 25 km Potentiometer

	Dial	ID#	Equipm Pin		Wire Color	Connector Pin	
•	AMPLITUDE	D19	· 3		gray	D-19	•
· • • •	· · ·				к	•	
, , , , ,		· · · · · · · · · · · · · · · · · · ·	•	,			•
	R	EADING UP	· · •	,	READING DO		× •
		0,→ 100%			$100 \rightarrow 02$	ζ.	
POSITION		VOLTAGE	' 4	,	VOLTAGE	-	LETTER
LABEL	•	READING	• 🔨		READING		. CODE
	`			$\overline{}$:		۰ ۱	
0.%		1.10	. *	· · ·	1.10	·	С
5.	· .	1.11	•		1.15	_	c
10.	• •	1.53			v. 1.58	v	đ
15.	•	1.92	`•		1.99	•	f
20.	ø.	2 .33		a	2.40		8
25.	4 · · ·	2.66 -		"· •	2.73		h
. 30.		2.98	··· ·		3.02		1
35.		3.26	· . ·		3.38		ť
40.	•	3.63	1,		3.67		k
45.	•	3.95			. 4.02	••	1
`50.		4.31		¢.	4.37		m
55.		4.67			4.78	•	0
60.		5.08			5.12	• • •	́Р
65.		5.43	. (5.45		q ,.
70.		5.76		. •	5.84		r
75.		6.10			6.12	•	8
80.	•	6.41	· · · ·	,	6.48	4	t.
85. · · · 90.		6.79			6.84		° u . '
90. 95.	• •	7.13			7.21		v
95. 100.	1.1	7.44 7.62 [≈]		/	7:53 7.62		V
100.	•	1.02			1.02	м., с., с., с., с., с., с., с., с., с., с	v
-	х.		•		-	3	י ז
-			•		* * .		
N							

* - ₁₀	، ۲	Equipment	Wire Color	Position Label	Volta g e Readin g	Letter Code
RANGE	D20	4	white	x200	2.03	f
		•	•	x100	1:72 . (੍ਰਿੰਦ
÷		1		x10	1.41]d
	· · ·			. xl.	1.10	* ⁷ C


E

JP.NEAL 3 OCT 73

HP400D VTVM CGE MODIFICATION SCHEMATIC

ITEM 15

CONNECTION SENSING: BIGMA HPDT-24V RELAY GARI INT. INFUT (129 BLK Pore 29 ORA 729 - INT. Тэр BRN RED POLE 30 OUTPUT (F) <u>I</u> 10 (4) T30 İŚ 16 GRN YEL 15 BLK 4-WH' 15 BRN 8 BLU <u>B</u>(3) . 24 V ē.4 DIAL SENSING WAEEK



71

65[,]

VTVM HP 400D MODIFICATION PARTS.

" Lity & you jour

1 Amphenol 17-20090 9-pin Connector Connection-Sensing Parts:

1 Cable #84CC

1 Sigma 4PDT-24 Relay

1 Sigma AD-24 Relay Socket

`'l relay-mounting bracket

· Dial-Position-Sensing Parts:

"RANGE," D22

1 Centralab AD, 23-position, 1-pole shorting switch PA-4000

11 1 k Ω , 1/4 watt, 5% resistors

1 20 kΩ trim resistor

J. P. NE.AL 15 Oct 73.

HARRISON 8658 DC SUPPLY

ITEM 16.

CGE MODIFICATION SCHEMATIC

CONNECTION SENSING

SIGMA 4PDT-24 RELAY

CABLE ORA -INT. ORA 6 + OUTPUT (12 ORA WH P25 T25 16 BRN 8 BRN 2 - OUTPUT (26 Pz6 BRN BRN 6 16 10 4 T26 13 14

Core = 1 (4) GRN 16 BLU 16 CC4 BLK BLK -2 Ø æ.' RED 8 <u>B</u>(3) GRY Īb 24 V

PIAL SENSING

WAFER

RED 16. TAN '4.1 V W.C METER 3 RED GRN DIG <u>×</u>(7) ORA BLU 4-VOLTAGE DIT GKN CURRENT YEL 5 (γ, γ) Dii 73



HARRISON 865B DC SUPPLY MODIFICATION PARTS

1 Amphenol 17-20090 9-pin Connector

Connection-Sensing Parts:

- 1. Cable #85CC
- 1 Sigma 4PDT-24 V Relay
 - 1 Sigma AD-24 Relay Socket
 - 1 relay-mounting bracket

Dial-Position-Sensing Parts:

"METER," D16

1. Centralab AD, 4-position, 1-pole shorting switch

- 3 1:5 k Ω , 1/4 watt, 5% resistors
- 1 100 kΩ trim resistor "VOLTAGE," D17
- 1 Ohmite AB Dual 25 k Ω Potentiometer (1 is used for dial position sensor, the other is used for Power Supply voltage control)

"CURRENT," D18

1 Ohmite AB Dual 25 kΩ Potentiometer (1 is used for dial position sensor, the other is used for Power Supply current control)

ITEM 17 CIRCUIT BOARD. SOCKET 5NOV 73 JPN (ON INSTRUMENT - RACK PAINEL) PARTS LIST; 1 AMPHENOL # 17-10150 RECEPTACLE, \$17-311-01 CABLE .. CLAMP, AND 17-529 LOCKING ASSEMBLY. 2' 15 #22 AWG STRANDED-WIRE CABLE. WIRING DIAGRAM: CABLE COLAR CODE CONNECTED ITEM SOCKET FINS SENSORS PINK <u>#</u>(3 TI 17 WH 5 3 T2 17 Ψ <u>(</u>3) GRAÝ $(1)^{2}$ T3 73 ¥10 T4. -. B. 83 BLK T5 (17) <u>°</u>3 YEL (17) 76 <u>10</u>3 BRN 77 [17] <u>"(3)</u> BLU. T8 17 TAN T9 13 (7) GRN 10 TIO. <u>/#</u>(3) GRN/RED TI 17 <u>15</u>3 YEL/RED TIZ 17. -163 RED Nor USEP BLK/RED 17(3) T14 18 3) ORA 715 ERIC 75 69

EXT OUT From PLATO

Item Name

Date 4 DEC 73 By JPN

	. 0	onnec	ted Item	This	Iten
Use	No.	Pin	Cable Wire	Term	
DATA	1	4		1	
CLK	1	5		2	
WORD END	1	6		3	
GND	4	A		4	
"	1	A		5	
	1	A	•	6	
	Υ ··			7	
				8	
	' .			9	

PARTS:

6' of #22 AWG 3 Twisted-Pair Cable

l Connector for J26 PLATO Console Socket

Item Numbers 18-24 are unassigned.



70

2<u>5</u>*


· Item No.

EXT IN TO PLATO

17.80 N.

FRIC

Item Name



26

Item No.

ARTS: 6"° of #22 AWG, 15 Twisted-pair cable (9 pair not used 1 Connector for J26 PLATO Console Socket 77

- 71

<u>PN 8 Nov.</u> 73	GENERAL PU	RPOSE		S BOARD	ITEM _	31 *
		O 2	3	O 4	ی. 5	
	⊖ 6	Q	O 8		10	
. 7	Ō	\odot		\sim	Ô	
	п ·			O 14	. 15 	• •
Pin Cable	II Wire Color	Ĭ2 				olor
Pin Cable 1 YEL	II Wire Color T	12 1				olor T 9
1 YEL 2 WH		·		Pin		
1 YEL 2 WH	T	·		Pin 9 BRN 10 TAN WH/	Cable Wire Co	T9
1 YEL 2 WH 3 SELU	T	2		Pin 9 BRN 10 TAN 11 WH/1	Cable Wire Co	T9 T10
1 YEL 2 WH 3 BLU 4 RED BLK	T T T	2 3 . 4	· · · · · · · · · · · · · · · · · · ·	Pin 9 BRN 10 TAN 11 WH/1 12 WH/1	Cable Wire Co	T9 T10 T11
1 YEL 2 WH 3 ELU 4 RED 5 BLK	T T T	2 3 . 4		Pin 9 BRN 10 TAN 11 WH/1 12 WH/1 13	Cable Wire Co	T9 T10 T11
1 YEL 2 WH 3 ELL 4 RED 5 BLK	T T T T T	2 3 4 5 6		Pin 9 BRN 10 TAN 11 WH/1 12 WH/1 13	Cable Wire Co RED VEL	T9 T10 T11 T12

PARTS:

FRIC

1 Micarta Board 8"L x 5"W x 2"T 4 Brass spacer 2" Dia. x 1"L with machine screw bumpers 14 Johnson 111-104 6-way green ginding posts 1 Amphenol 17-20150 Plug, 17-311-01 Calbe clamp 3'15 Pr. #22 AWG Cable

.

. .

78

72

• • • * Item Numbers 27-30 are unassigned.

ITEM NO. **32** By J.P.NEAL ITEM NAME Date 4 Ave 71 RESISTOR BOARD Sheet / of / sheets. 50 A 02 ላለለ፦ Ο (OHMITE DIVIDOHM 210-25K-40 NO.0366, T-38, 25 W) 120/2 0 4 30 (OHMITE DIVIDOHM 210 - 25K-40 NO. 0368, T-11, 25W) 250 D 50 (OHMITE BROWN DEVIL NO. 1725, T-23, 12. W), 500/ sz 7 BROWN DEVIL NO. 1730 , T- 15, 12 W) (OHMITE 1000 52 90 BROWN DEVIL NO. 1786, T-23, 12W) OHMITE Cable Connector: Amphenol 17-311-01 with latches. · Cable Wire Color Cable Wire Color Pin Pin BLACK / BLUE. CREEN 9 1 RED BLACK / WHITE 2 10 BLUE 11 3 WHITE 12 4 BROWN 13 5 \$. * 14 6 YELLOW . BLACK/GREEN 15 7 BLACK/RED 8 1 MICARTA BOARD 8"L x 5" W x 14"T PARTS: 4 BRASS SPACERS V4" DIA X 1"L W/ BUMPERS 10 JACKS TYPE 274 J. 1 AMPHENOL 17-20150 PLUG + 17-311-01 CABLE CLAMP, 3 ISPR #22 AWG CABLE FRIC 5. OHMITE RESISTORS SHOWN ABOVE. 73


18 By J.P. NEAL 33 ITEM NAME - " ITEM NO. Date 2 APR 7 RC BOARD Sheet /_____ of _____ sheets. (2KQ, 2W, 5%) (0.047 Ju F 400V, 10%) -0 2 100 2 YZW RC BOARD 3' CABLE Cable Connector: Amphenol 17-311-01 with latches: 4 Type 274 J Jacks Cable Wire Color Pìn Cable Wire Color Pin GREEN 1 9 WHITE T2 2 10 RED. 3 3 11 BROWN **T**4 4 12 . 5 13 6 14 7 15. 8 PARTS : SEE ABOVE . 80

FRIC

CIRCUIT BOARD ITEM NO. 34 J.P.N. Вy RL BOARD Sheet / of / sheets. Date 2 APR 74 2 80 $\left(\cdot \right)$ INDUCTOR COLLINS MP-206-23B 240 mH RESISTOR 9300 D ΪW 100 52 400 V2W Cable Wire Color Cable Wire Color Pin Pin TI RED. 9 1 BROWN T2 10 2 T3 YELLON 11 3 T4BLUE 12 4 13 5 ń 14 6 15 7 8 1 MICARTA BOARD 8"Lx 5"Wx V4"T PARTS: 4 MACHINE-SCREW BUMPERS AND 14"DIAX 1"L BRASS SPACERS 4 TYPE 274 J JACKS 1 RESISTOR, 3300 0, 111 81 I INDUCTOR, COLLIN'S MP-206-238, 0.240 H.

By V.P. NEAL ITEM NO. **3**5 ITEM NAME Date 4 Aug 11 IMPEDANCE BRARD Sheet 1 of 1 sheets. F مر 05. PIN 2 "IN 3 33 K 500 H 500 Э.З КЛ 100 2 IMPEDANCE 1 Cable Connector: Amphenol 17-311-01 with latches. Cable Wire Color. Pin Cable Wire Color Pin RED Ł 9 BROWN 2 10 BLACK / BRUWN YELLOW 3 **X**1 BLUE 4 12 GREEN 5 13 WAITE 6 14 BLACK/RED 7 15 8 ART.5 . SEE ABOVE 82ERIC 76

CIRCUIT BOARD ITEM NO. 36 By JPN PERT NETWORK Sheet / of / sheets. Date 26 Mar 74 WO З 4 C 20 000 - $(\cdot$ 5 -1 UF 50 V 2000 2 200 Ik 20 Pin Cable Wire Color Pin Cable Wire Color TI RED "1 9 BROWN T2 2 10 ω, T3 ້ຳ YELLOW 3 T4 BLUE 12 4 75 ¢ GREEN 13 5 14 6 15 7 8 :/ MICARTA BOARD 8 1/2 x 5"W x 1/4"T. PARTS: 4 MACHINE-SCREW BUMATRAS AND 14" DIA XI"L BRASS SPACERS 6 TYPE. 274 J JACKS RESISTOR 2000 SL 2W. 83



Cable Connector: Amphenol 17-311-01 with latches.

Cable Wire Color Pin Cable Wire Color Pin RED. 1 9 BROWN 2 10 3 YELLOW BLACK/BROWN 11. BLUE 4 12 GREEN 5 13 -WHITE 6 14 • BLACK / YFLLEW 7 B.ACK / F.E 15 BIACK / BLUE 8 FARTS SEE ABUNE 81

ITEM NO. 38 A BY J.P. NEAL ITEM NAME SUPER POSITION BOARD Sheet / of / sheets. Date 4 Aus 71 SUPERPOSITION CIRCUIT **D**5 33000 . 5% PINB Pin 9 0.0) µ 600V PIN 6 PIN 7 DIODE Sw3 fa2 ۲al 8 200A Diode: IN6 47 or equivalent 1w2 500 U -PIN 8 5% 9 1w Sw3, Sw4, (2) SPST 3300 Ú 2w 110 Sw₁, Sw₂, SPDT (2) 3300s +5%, 2w (3) R. R. R_{g1}, R_{g2}, 200, +5%, 1w C, 0.01µf at 600V, tubular paper Type . 274J jacks (GR) (4) Cable Connector: Amphenol 17-311-01 with latches.

Cable Wire Color Pin Cable Wire Color Pin BLACK/GREEN REP. °9 1 BROWN 10 2 BLACK / BROWN YELLOW 11 3 ٩., BLUE 12 4 GREENI 13 5 WHITE 14 6 BLACK / YELLOW 15 7 BLACK / BLUE 8

PARTS SEE ABOVE

79

CHAPTER 3 - OPERATION OF THE CGE-PLATO INTERFACE SYSTEM

3.0 Use of the PLATO EXT OUT Command

This operational description refers directly to the ten sheets of schematic diagrams in Section 2.3, p. 21-30. Signal flow should be followed on the schematic diagrams as the operation is described. A component number followed by a sheet number refers to one of the schematic diagram sheets.

(1) When an EXT Command is executed in a CGE-PLATO program, the EXT OUT data channel connector on the back side of the PLATO IV Console, Serial No.
324, delivers a fifteen-bit data word serially, highest-order bit first, into the shift register SN74164, Sheet 1 of the schematic diagrams. However, only the lowest-order eight bits are retained in the latch SN74100, Sheet 1.
(2) Each serial input to the shift register consists of a three-bit binary word in negative true logic as follows:

Bit # 3 , 2 1 Code WE CLK DATA

where , WE means Word-End Bit (called EXT TRANSFER by PLATO)

DATA means Data Bit

Serial signal timing is shown in Figure 8.


register.

(a) The clock bit sequences the shift register and sets the simultaneous data bit in the lowest-order output bit position of the shift register.

(b) As illustrated in Figure 8, the Word-End Bit remains low until the 15th data bit is being sent, then its 2-us pulse causes the latch SN74100 to store and output the highest-order seven bits of the shift .

.

FOR PLATO IV CONSOLES WITH ID NO. >262



(3). The format assigned by CGE to the eight-bit binary number output of the latch can be displayed as follows:

Bit No .: DC 5 bit address (Parity) (a) Bits 8 and 7 order the CGE interface to operate as follows: Clear the CGE interface φφ φI Report the first terminal found connected to the addressed terminal, after checking in sequence from the addressed terminal to higher-numbered terminals 16 Report the setting of the dial addressed. (b) Consequently, Bit 7 is called CC for Connection Check and Bit 8 is called DC for Dial Check. When Bits 8 and 7 are both \emptyset all CGE outputs and relays are deactivated. "

(c) Bits 6 through 2 form the five-bit binary address of the particular terminal or dial to be reported on by CGE.

(d) Bit 1 is a parity bit used by the PLATO terminal and is disregarded by the CGE system. \checkmark

3.1 . Summary of a Single Connection Check Operation

(1) An EXT CC+PLATO signal Ølxxxxx (in binary form at CGE) says, in effect: Begin with the terminal next higher in number to the address number and measure the externally-connected resistance between that (the connected) terminal and the addressed terminal,

(2) If the resistance measured by the Wheatstone Bridge (W.B. on Schematic diagram, Sheet 2) is less than 36 ohms, report to PLATO the number of the connected terminal.

(3) If the resistance measured by W.B. is greater than 36 ohms, sequence and connect to the next higher-numbered terminal and repeat the W.B. measurement.

88

(4) Conduct this search cyclically through the entire thirty terminals, sequencing from terminal 30 to terminal 1, until a connection to the addressed terminal is found and reported. Hence, if no other terminal is connected to the addressed terminal, the hardware will sequence through all the terminals (in about 3 ms) and simply report that the addressed terminal is connected to itself. If other terminals are externally connected to the addressed terminal, the hardware will report the number of the connected terminal next higher in number to the addressed terminal.

(5) Software routines programmed into the CGE-PLATO lessons determine what PLATO does with the report of the next connected terminal from CGE, and establish the next PLATO command.

(6) If the next EXT signal from PLATO is either 00 xxxxx or 10 xxxxx, the connection checker system is deactivated.

(7) The step-by-step signal flow of a Connection Check command through the CGE-PLATO interface hardware is summarized on the accompanying flow chart, Figure 9.

3.2 Detailed Flow of a Single Connection Check Operation

(1) When a connection check signal is received from PLATO, the EXT TRANSFER (called WE for Word-End in CGE) pulse goes high before the CCO output of latch SN74100, Sheet 1, goes high. Timing of the EXT OUT serfal-data signals is shown in Figure 7.

(2) Output 1Q of Monostable #1, SN74123A, Sheet 1, goes high with the falling edge of the 2-us WE pulse, because the CCO signal at Input 1B is high by that time. The 5.5-second length of the 1Q output pulse is restarted at each ending of a WE pulse, in each check of a sequence of .



83

PLATO requests a Connection Check of Terminal N

Set the Addressed-Terminal and Connected-Terminal selectors to Terminal N

Advance the Connected - Terminal selector to the next Terminal Number (Terminal 1 follows Terminal 30)

Is there a connection between Terminal N and the newly selected Connected - Terminal ?

Yes

Report to PLATO the number of the newly selected Connected-Terminal Number

84

Figure 9

CGE Hardware Processing of a PLATO Connection Check Request

No

connection checks. If no EXT signal is received from PLATO within 5.5 seconds, the 1Q output will go low automatically and deactivate the CC system through the subsequent CCl signal as a safety precaution, even though the CCO signal output of latch 9N74100 remains high.

(3) Output 1Q of Monostable #1, SN74123A, is added with CCO to produce the CCl signal. This CCl signal controls the terminal deactivation system (Sheets 5 and 6), and the clock-counter system (Sheets 2 and 3) producing the CC connected-terminal address. In the GC clock system, the CCl signal releases the preset of Monostable 1, SN7476, Sheet 2, so it can be clocked later by the 1Q output of SN74123B, Sheet 2.

(4) Consider the terminal deactivation system beginning on Sheet 5. The CCl signal turns on transistors Q1 and Q2. Q1 closes the ground path to the CC relay, Sheet 40 02 causes the 62R2-24 V dc relay to operate and produce the 24 V CC2 signal which causes all the 62R4-24 V dc terminal deactivation relays, Sheets 5 and 6, to operate.

(5) When all 62R4 relays, Sheets 5 and 6, have operated, the 24 V CC2 signal, passing in series as the CC3 signal through one normally-opened contact on each of those relays, is sent as the CC4 signal to the CC relay coil, Sheet 4, and causes the CC relay to operate.

(6) Operation of the 36PDT CC relay, Sheet 4, connects the thirty deactivated terminals of the experimentation equipment, Sheets.5 and 6, to the inputs of the address-terminal LO2's, Sheet 2, and the connected-terminal LO2's, Sheet 3.

(7) The 62R4 terminal deactivation relays disconnect the instrument terminals from the interior circuits of the instruments and connect the thirty instrument and circuit board terminals to the normally-closed contacts of the CC relay. During the short interval between the operation of the

62R4 relays and the CC relay, the 47 ohm grounded resistors permanently connected to the normally-closed contacts of the CC relay cause any charges or currents in the experimentation circuit to be drained to zero before the CC relay operates. This is essential, because the solid-state switches, Sheets 2 and 3, will not tolerate high voltages (see ratings of Inselek L02. and L05's on pages 32-36).

(8) Operation of the CC relay, Sheet 4, also sends the + 5 V CC5 signal to Input 1B, SN74123B, Sheet 2, causing Output 1Q to deliver a 23 ms, + 5 V pulse. This pulse width is provided to allow all relay bounces to settle to zero. The falling edge of this pulse clocks Monostable 1, SN7476, Sheet 2. Subsequently, the $\overline{1Q}$ and 2Q outputs of SN7476 and the $\overline{2Q}$ output of SN74123B are all high and are added to deliver + 5 V to Input 1B of SN74123C, Sheet 2. This starts the CC clock formed by Monostable #2, SN74123B, and Monostables 1 and 2 of SN74123C, Sheet 2. The $\overline{1Q}$ output of SN7476 also sends the CC6 signal to the CGE output network, Sheet 9.

(9) Meanwhile, the SN74193A and B counters, Sheet 3, have been loaded with the terminal address received from Latch SN74100, Sheet 1, by the \overline{WE} zero pulse. Consequently, at this time the addressed-terminal LO5's, Sheet 3, and the connected-terminal LO5's, Sheet 4, are both set to the same addressed terminal. This terminal, addressed by PLATO, is called Terminal N hereafter.

(10) The period of the CC clock consists of three distinct pulse lengths, and each pulse length is 34 µs in length. The + 5 V signal into 1B of SN74123C starts the first pulse of the CC clock period, a zero pulse at output $\overline{10}$. The trailing edge of that zero pulse drives Input 2B and starts the second pulse of the CC clock, Monostable #2 of SN74123C. Also, the trailing edge of the first pulse counts the CC counter composed of SN74193A

and B, Sheet 3, advancing the connected-terminal LO5's to Terminal N + 1. The second pulse drives Input 2B of SN74123B. The trailing edge of the second pulse starts the third pulse of the CC clock at Output $\overline{2Q}$ of SN74123B. During the second pulse, Output 2Q of SN74123B is high and is added with the output of the comparator SN7271Q, Sheet 2, to drive the clear input of Monostable 2, SN7476, Sheet 2.

(11) If Terminal N + 1 is connected to Terminal N, Monostable 2, SN7476, will be cleared, its output 2Q will go low and stop the CC clock, as its output $\overline{2Q}$ goes high, sending the CC READY signal inverted to Input 1A of SN74123D, Sheet 9. At that time, the connected-terminal N + 1 address is set into the SN7450, Sheet 9, output, system to PLATO. The leading edge of the inverted CC READY signal triggers Monostable 1 of SN74123D, Sheet 9, so the leading edge of the zero pulse of Output $\overline{1Q}$ triggers the Monostable 2, SN74123D, which sends a 49 ms zero pulse as the CGE READY signal to the PLATO console. Quite reliably, the PLATO console records the EXT IN data within 15 ms.

(12) If Terminal N + 1 is not connected to Terminal N, Monostable 2, SN7476, will not be cleared by the comparator, and the trailing edge of the third pulse during the first CC clock period will initiate the first pulse of the second CC clock period as Output $\overline{20}$ of SN74123B drives Input 1B of SN74123C. As described above for the first CC clock period, the CC counter again advances to make the connected-terminal N + 2. This CC clock and counter sequencing continues at the rate of about 100 µs per CC clock period until a terminal is found connected to the addressed terminal. The sequencing wraps around from Terminal 30 to Terminal 1 continuing until a terminal is found connected to Terminal N. | Hence, if no terminal is found connected to Terminal N, CGE will report to PLATO within 3 ms that Terminal N is connected to Terminal N. (13) The GE software routines process each CC report of a terminal connection, and order checks of successive terminals as needed in the PLATO programmed lesson. As far as the CGE hardware is concerned, the complete check of thirty terminals need only require an initial 23 ms for relay bounce to dissipate plus 30 times 3 ms, or a total of about 113 ms. The actual time required for PLATO to order and receive a complete check of thirty terminals is on the order of six seconds because the round-trip transmission time of a single CC terminal report through the PLATO site controller to PLATO and return is about 200 ms per signal transmission.

3.3 Summary of a Single Dial Check Operation

(1) An EXT DC PLATO signal Ølxxxxx (in binary form at CGE) says, in effect: Report the dial setting of the address-numbered dial. The Dial Setting Codes automatically reported by CGE to PLATO are in Figure 7.

* (2) The step-by-step signal flow of a Dial Check command through the CGE-PLATO interface hardware is summarized on the accompanying flow chart, Figure 10.

(3) Software routines programmed into the CGE-PLATO lessons guide PLATO to store the reported dial setting and request the setting of the next dial. It is unnecessary to turn any hardware off after sending any dial setting. 3.4 Detailed Flow of a Dial Check

(1) When a dial check signal 10xxxxx is received from PLATO, the DC signal from Output Q8 of the latch SN74100, Schematic Diagrams, Sheet 1, triggers a 40 µs pulse in Monostable #2, SN74123A, Sheet 1. The leading edge of this 40 µs pulse resets the Analog-Digital Converter ADC Econorerters Sheet 7, while the sensor address output of the latch SN74100, Sheet 1, causes the LO2's, Sheet 7, to connect the dial sensor addressed through the buffer amplifier, SN72741, Sheet 7, to Analog Input I2 of the ADC.

PLATO requests the Dial Setting of the Dial N

Set the Addressed-Dial selector to Dial N

 $40\mu s$ delay to permit the analog signal from Dial N to propagate to the A/D Converter

Convert the analog dial sensor signal to a binary number code

Report the code for the setting of Dial N to PLATO

Figure 10. CGF Hardware Processing of, a PLATO Dial Check Request

89

(2) The falling edge of the 40 µs pulse causes the ADC to convert, i.e., output the binary digital number corresponding to the input dial sensor voltage. This sensed dial setting code is set into the SN7450, Sheet 9, output system to PLATO.

(3) The leading edge of the inverted DC ready signal from Monostable SN74123A, Sheet 1, triggers #1 Monostable of SN74123D, Sheet 9, then the leading edge of the zero pulse of Output 1Q triggers #2 Monostable of SN74123D which sends a 49 ms zero pulse as the CGE READY signal to the PLATO console. Quite reliably, the PLATO console records the EXT IN data within 15 ms.

(4) The CGE software routines process each DC report and order successivedial checks as needed in the PLATO programmed lesson. As far as the CGE hardware is concerned, the complete check of twenty-two dials need only require 22 times the 40 μs pulse delay or a total of about 880 μs. The actual time for PLATO to order and receive a compete check of twenty-two dial settings is on the order of four seconds because the round-trip transmission of a single dial check through the PLATO site controller is about 200 ms per signal

transmission.

CHAPTER 4 - SOFTWARE OF THE CGE-PLATO SYSTEM

4.0 <u>Control of Connection and Dial Checks by the CGE Software Subroutines</u> As can be seen from Figures 9 and 10 in the explanation of the operation of the CGE hardware, one command from PLATO for a connection check or a dial, check elicits a single response from the hardware. Consequently, a complete check of either all the terminal interconnections or all the dial settings requires a series of commands and responses.*

The original design of the CGE-PLATO interface performed and reported to PLATO a complete check of all terminal interconnections or all dial settings in response to a single command from PLATO. Though simple in concept, this report of a string of data into PLATO was found to be unreliable, because characters of the string would occasionally be lost in the transmission. High transmission reliability was achieved by reporting a single data word in response to a request from PLATO and holding this data on the line until a second PLATO request is received. So far, it has not been found necessary to have PLATO repeat back each data word as a check. Though hardware was designed to handle such a check, it was not built.

The minimum amount of hardware and the maximum reliability were achieved with the present system. The CK software subroutines organize and conduct each complete check terminal by terminal or dial by dial.

For a connection check, PLATO begins by asking the CGE station, "To what terminal is Terminal 1 connected?" The CGE hardware then tests for an external connection between Terminal 1 and each of the other terminals in a numerical and cyclical sequence in which one follows thirty. If CGE replies "Terminal 1," the hardware must have cycled through all of the terminals and found that none of them were interconnected with Terminal 1. Instead, suppose CGE replied "Terminal 11." This would mean that no terminal between 1 and 11

91

was interconnected with 1. In this case, PLATO would ask, "To what terminal is Terminal 11 connected?" If one other terminal is interconnected with 1 and 11, CGE would report that terminal number. If not, CGE would report "Terminal 1."

The CGE subroutines order the connection check in the above manner and flag each terminal number as it is reported. All terminals of an interconnected set are similarly flagged. Such a set is called a node in electrical circuit theory. In the above case where only Terminals 1 and 11 were found in the 1st node, PLATO would then ask, "To what terminal is Terminal 2 connected?" CGE would reply, and the queries and responses would continue until CGE reports on each of the thirty terminals. When PLATO, in sequencing through the list withirty terminals, encounters a terminal previously flagged as having been reported on by CGE, it skips that terminal and resumes its check with the next higher numbered terminal that has not been so flagged. Thus, only thirty queries and responses establish and the possible interconnections between the thirty terminals.

Compared to a connection check, a complete dial check is quite simple. PLATO simply asks the setting of each dial and CGE reports that dial setting. PLATO continues, dial by dial, until twenty-two queries and responses have enabled PLATO to receive and store the setting of each of the twenty-two dials. 4.1 <u>Author Usage of the CGE-PLATO Subroutines</u>

All CGE experimentation lessons "use" the CK (checker) subroutine package contained in lesson eex00. The various-subroutines in this package provide CGE authors with several convenient and flexible means of using the CGE-PLATO hardware interface to automatically check the terminal interconnections and the dial settings of the CGE experimentation equipment, and judge the actual setup against author-specified correct setups. Each author can use the results of the connection and dial checks in any manner he can devise for improving

student learning. Considerable experience indicates that the <u>least</u> instructive method is to simply display the errors in the student's setup.

The identification numbers of the terminals and dials sensed by the CGE-PLATO interface are displayed in Figure 4, Dials and Terminals Sensed on the Rack-Mounted Experimentation Equipment.

The TUTOR commands "do" or "join" are used to call a subroutine. Before the call is made to the subroutine, it is necessary to tell the subroutine what the correct setup is supposed to be. This is accomplished through the use of the TUTOR command "pack." All CK subroutines expect to find the correct setup codes starting in student variable n33. Thus the following two commands first establish the correct or author setup connection codes and then call a subroutine which directs the CGE interface to perform a connection check.

When the subroutine "ckc" is called, it causes CGE to perform a connection check, temporarily store the result, judge the student setup against the author setup currently in n33, and then sets the number of errors in n47.

All the CK subroutines return with variable n47 = -(number of errors found in setup). There are 150 student variables. The CK subroutines use student variables nl through n49. Therefore NO CGE experiment is allowed to use student variables nl through n49.

\$\$ 30 characters

A Connection Check author setup code is specified as follows:

n33,+0+00a0aba0b0n00n0000000000000

pack

This code specifies the following situation as the correct of author setup

93

-99

Terminals 6, 8, and 10 should be connected together as a node. Terminals 9 and 12 should be connected together as a node. Terminals 14 and 17 should be connected together as a node. Terminals 1 and 3 are "don't cares" it doesn't matter what they are connected to. Terminals 2,4,5,7,11,13,15,16,18,19,20,...,29,30 should not be connected to anything. Note the character \emptyset (zero) specifies NO CONNECTIONS. The character + (plus) specifies a "don't care." Any other character may be used to indicate nodes, e.g., a, b', and n were used above. The dial codes which correspond to the dial settings are listed in Figure 7, Dial Setting Codes. PLATO lesson CGERL is also diseful for determining the actual settings of dials. Dial Check Codes should be packed in variable n33 as in the following example: n33,d+ac+(def)+++(gh)+++++++++ pack This code specifies the "correct setup" as being: "d" Dial set to position 1 Dial set to position "a" " Dial set to position "c" 4 set to position "d," "e," or "f" Dial judge any of these as being correct 6 10 set to position "g" or "h" judge either correct Dial Dials 2,5,7,8,9,11,12,13,...,21,22 "don't care" judge anything correct. and Note that the group of codes within parentheses allow you to specify multiple settings on a single dial to be sprrect. This is particularly useful in allowing for tolerances when specifying the settings of continuously adjustable

dials.

Another method of packing permits an author to specify various acceptable pairs of dial settings for any two dials which have adjacent identification numbers. For this method, two or more acceptable pairs of settings are

94

enclosed in angle brackets. For example, consider the Audio Oscillator. For 2100 Hertz, the RANGE and FREQUENCY dials could be set at 10 and 210, respectively (codes bv), or at 100 and 21, respectively (codes cc). To accept either of these pairs of settings, the pack for dials 20 and 21 would The second letter for any pair can be shown as a multiple be: bvcc setting in parentheses as illustrated in the preceding paragraph. This is not true for the first letter of any pair. For example, if the code for a pair of dials is entered as c(fgh)de , then acceptable pairs would be cf, cg, 'ch, or de.

Two basic sets of CGE checking subroutines are available. The CKC series checks and judges a student's connections. The CKD series checks and judges a student's dial settings. Flow diagrams for the CKC series are shown , in Figure 11. The CKD series flow diagrams are similar to those for the CKC series.~

The following subroutines comprise the CKC series:*

Performs a complete connection check using the CGE interface hardware CKC and stores the student setup data. It also judges the student setup against the current author setup in n33 and returns n47 = -(number of errors). It also initializes the "Best Match Setup" to the current author setup in n33.


- Same as CKC but additionally it performs a full screen erase and CKCW generates an error display for the student. (w because it writes)
- Takes the student setup data which were stored by either CKC or CKCW CKC1 and judges them against the current author setup in n33 and returns n47 as above. If the number of errors found in this setup is fewer than that, found in the previous "Best Match Setup" then the "Best Match Setup" is set to the current author code in n33.
- Same as CKCl but it does a full-screen erase and generates a display CKC1W of the incorrect connections and the missing connections.

Takes the student setup data which were stored by either CKC or CKCW CKC2 and judges them against the current "Best Match Setup." It does this by automatically packing n33 with the "Best Match Setup." It returns n47 as above.

CKC2W

Same as CKC2 but it does a full-screen erase and generates an error display.

Both the CKC series of subroutine entries and the CKD series of subroutine entries have the same overall structure.



The following subroutines comprise the CKD series:

Performs a complete dial check using the CGE interface hardware and stores the data about the student setup in character form starting in variable n30. (It remains there after use of the subroutine. If you desire to access specific dial codes, use the TUTOR command "move" in order to move characters out individually.) It then judges the student setup against the current author setup in n33 and returns n47 = -(number of errors). It also initializes the "Best Match Setup" to the current author setup in n33.

CKDW Same as CKD but also a full-screen erase and generates a display showing only those dials which were incorrectly set, without showing the correct settings.

CKD1 Takes the student setup which is stored in n30 and judges it against the current author setup in n33 and returns n47 as above. If the number of errors found in this setup is fewer than that found in the previous "Best Match Setup," then the "Best Match Setup" is set to the current -code in n33.

CKD1W Same as CKD1 but also does a full-screen erase and generates an error display.

CKD2 Takes the student setup which is stored in n30 and judges it against the current "Best Match Setup" by first packing n33 with the "Best Match." It then returns n47 = -(number of errors found).

CKD2W Same as CKD2 but also does a full-screen erase and generates an error display.

PLATO lesson CGERL allows experimentation with the various subroutines and with packing codes into n33. The following examples should be useful, in

addition to other options mentioned above, in helping authors determine what

the author codes should be for a particular setup:

unit	simplest	• *	κ.	4		•
tat 🕺	510	· · · · · · · · · · · · · · · · · · ·			,	
write	Set dials and then Pres	s -NEXT			•	4
pause		udent to press NEXT	•			•
<pre>> pack'</pre>		specify author code		. 5		-
do		perform dial check				•
jump	, n47, wrongunit, rightunit	\$\$ then branch	n on	basis of	outcome	of check

103



CKD

unit one \$\$ another example at 510 write Set dials and then Press -NEXTpause pack n33,/setup1/ ckď do \$\$ perform check and judge against setupl n33,/setun2/ pack do ckd1 \$\$ judge student setup against another setup do ckd2w \$\$ then display errors made in the better of the two setups next n47, wrongunit, rightunit

	unit	one	
	at	510	
-	write	Set dials and then Press -NEXT	
	next	check	
۰. ۱	help	helpu ni t	,
,	unit	check \$\$ separate unit for check useful when you don't want a	
		\$\$ pause in the first unit because you may want HELP or BACK etc	
	pacķ	n33,/setup/	
	do	ckdw	
	next	n47, wrongunit, rightunit	

It is usually desirable to NOT give an error display and instead send the

student to some special help unit on the basis of the type of error he made.

	unit	one
	at	510 .
~	write	Set dials and then Press -NEXT
	inhibit	erase \$\$ prevent a full-screen erase from being done when student
	next	two \$\$ presses NEXT
	uniť	,two
<i>*</i> .	pack	n33,/setup1/ \$\$ setup1=dddadddddddd f++++++++
	do	ckd
	pack	n33,/setup2/ \$\$ setup2=ddd+dd+ddddd+++++++++++
	jump	n47,x,allright \$\$ jump if no errors in setupl
	do	ckdl
	jamp	n47, someother 11/40r7wrong

In every event, the author should be sure the student is not trapped in a loop without advice on how to proceed or repeat some task.

4.2 Summary of the CGE-PLATO Lessons

Names of the TUTOR language PLATO lessons or files used by CGE are given below. The "inspect" code is cge for all these files:

cge - A summary description of the Computer-Gwided Experimentation Research project for general information. This lesson is accessible to any student from lesson SAMPLE. The CGE station equipment is described, in this lesson.

cgerl - This file contains CGE hardware test routines and information for CGE authors.

ee244 and eecge - These are the PLATO courses assigned to CGE. .cgeindex - This file is the router lesson for the CGE laboratory lessons in PLATO courses ee244 and eecge. " All CGE experiments have PLATO names beginning with eex, and are indexed in this file and are accessed from this lesson.

cgedata - This is the student data record file for courses ee244 and eecge. eex00 - This is the introductory CGE lesson which assures that a student can communicate with PLATO, is oriented with the laboratory station, and learns the Safe Initial Mode in which the experimentation equipment is to be set at the beginning of each experiment. The CGE subroutines, used in all CGE experimentation lessons, are included in this file.

eexØl - The Oscilloscope.

 $eex\emptyset$ - The Function Generator.

eexØ3 - The Audio Oscillator.

eexØ4 - The DC.Supply.

eexØ5 - The Vacuum Tube Voltmeter.

eexØ6 - Transients.

eexØ7 - Impedance.

eexØ8 - Two-Port Networks.

105