

# Advanced Silicon Interposer for High density and High Integration Electronic Packages

**Satoru Kuramochi<sup>1</sup>, Sumio Koiwa<sup>1</sup>, Takamasa Takano<sup>1</sup>,  
Miyuki Akazawa<sup>1</sup>, Hiroshi Mawatari<sup>1</sup>,  
Kousuke Suzuki<sup>1</sup>,  
Yoshitaka Fukuoka<sup>2</sup>**

**<sup>1</sup>Dai Nippon Printing Co., Ltd.,**

**<sup>2</sup>Weisti(Worldwide Electronic Integrated Substrate Technology Inc)**

**1, Background**

**2, Embedded passives**


**3, Si interposer with passives**

**4, Summary**


## Electronic products:

Smaller and lighter

Increasing function




Lower power  
Small form factor  
Wide I/O



2.5D/3D vertical integration

# Concept of development



1, Background



**2, Embedded passives**

3, Si interposer with passives

4, Summary

# Thin film Resistor

## Process flow






Adhesion and barrier layer in sputter semi-additive process is applied as resistor.

Both resistor and wiring can be produced in the same process step.

# Thin film Resistor

 Ti film resistor

Film thickness : 15nm



Resistivity(average)  
 $1.5 \times 10^{-6} \text{ [ohm} \cdot \text{m]}$   
 000871

Resistance


Min : 6.3ohm  
 ( Gap length : 125um  
 width : 2000um )

Max : 6630ohm  
 ( Gap length : 2000um  
 width : 31.25um )

# Thin film Resistor

 Cr film resistor

Film thickness : 20nm



Resistance

Min : 77.8ohm  
 ( Gap length : 125um  
 width : 31.25um )

Max : 78000ohm  
 ( Gap length : 2000um  
 width : 31.25um )

	1	10	100	1k	10k	100k	1M	10M (Ω)
Carbon-film resistor								
Metal-film resistor (thick film)								
Metal-film resistor (thin film)								
<u>Ti film resistor</u>								
<u>Cr film resistor</u>								

Resistivity(average)


$$2.3 \times 10^{-5} \text{ [ ohm} \cdot \text{m]}$$

000872






# Spiral Inductor

## Process flow




# Spiral Inductor

TEG pattern

Size	Line width	Number of turns	(wiring length) (um)	Pattern (typical)
200um □	1st layer ⇒ 10um 2nd layer ⇒ 20um	1.0	974	
		2.0	1519	
		3.0	1903	
		3.5	2025	
400um □	1st layer ⇒ 10um 2nd layer ⇒ 20um	1.0	1874	
		2.0	3219	
		3.0	4403	
		3.5	4801	
		4.5	5774	
800um □	1st layer ⇒ 10um 2nd layer ⇒ 20um	1.0	3674	
		2.0	6619	
		3.0	9413	
		3.5	10410	
		4.0	12027	
		4.5	12674	

The variety of the fabricated spiral inductors are total 15 patterns with changing size ,number of turns and wiring length.

# Spiral Inductor





# Spiral Inductor

Analysis result (1)

$$Z_i = \omega L$$

● Frequency vs. Inductance (calculated from S11 smith chart)



Small	size	Large
Low	Inductance	High
few	the number of turns	much
Low	Inductance	High

Downloaded from http://meridian.allenpress.com/imaps-conferences/article-pdf/2015/1/DP-C/000869/2262442/2015-03-10-10-41.pdf by guest on 03 January 2023

# Thin Film Capacitor

## Process flow

1 Wafer (SiO<sub>2</sub>/Si)



2 Sputter (Bottom electrode)




3 Anodic oxidation




4 Sputter (Top electrode)



5 Insulation layer




6 Sputter semi-additive copper plating




pattern A

pattern B

A



B



# Thin Film Capacitor

Formation process of Ta<sub>2</sub>O<sub>5</sub> film

## Anodic oxidation


advantages: The oxidized film is stoichiometric (Ta/O=2/5)

The thickness is good repeatability


because the thickness is controlled by applied voltage

The equipment is simple and low price

because vacuum equipment is not used




# Thin Film Capacitor






Thickness[nm]	Size	Capacitance[pF] (1GHz)	Resonance Point[GHz]
110	50 $\mu\text{m}^2$	4.8	>4GHz
	100 $\mu\text{m}^2$	19.5	2.58
	200 $\mu\text{m}^2$	78.4	1.38
137	50 $\mu\text{m}^2$	3.9	>4GHz
	100 $\mu\text{m}^2$	15.9	2.97
	200 $\mu\text{m}^2$	64.0	1.45
182	50 $\mu\text{m}^2$	2.9	>4GHz
	100 $\mu\text{m}^2$	11.9	3.27
	200 $\mu\text{m}^2$	48.2	1.76

# Thin Film Capacitor

Pattern A



Pattern B



Resonance Point

Real Part of Impedance (ESR) = 4ohm

No Resonance Point


Real Part of Impedance (ESR) = 30ohm



# Thin Film Capacitor


## The cause of parasitic resistance

1. Bad step coverage
2. Crystalline structure of Ta is Tetragonal  
 ->in comparison with bulk Ta(bcc)  
 resistivity is more than ten times.



After capacitor forming, we take in “Cu plating” on capacitor electrode.

Apply Gnd forming process





# Thin Film Capacitor

## 1-port S11 characteristics

Sample: Dielectric layer thickness = 150nm


Electrode area: 100 $\mu\text{m}^2$ :  200 $\mu\text{m}^2$ :  500 $\mu\text{m}^2$ : 

Measuring Frequency:  
form 0.1GHz to 20GHz



Real axis (Resistor) element is decrease  
→ Capacitor Characteristics is Improvement


- Dielectric Constant : 21.8



Capacitance (at 1mm<sup>2</sup>) = 1.93nF/mm<sup>2</sup> (Thickness:100nm)

# Passive devices


The Characteristic of Individual passive components could be measured.




Trial production of integrated LC filter

## Sample Picture

Low Pass Filter(LPF)



Band Pass Filter(BPF)



# Passive devices

## Measurement Result




Range : 0.1 ~ 20 GHz

Port : 2-port

-S21 measurements using VNA

Measurement : S-parameter of S21

Calibration : SOLT Method  
(Short-Open-Load-Through)





Compare to simulation results

# Passive devices

## Simulation Result

Simulator: 3D Electromagnetic-Field Simulator (FEM)  
[ansoft HFSS]



# Passive devices



## Measurement Result



-S21 measurements using VNA

Range : 0.1 ~ 20 GHz

Measurement : S-parameter of S21

Port : 2-port

Calibration : SOLT Method  
(Short-Open-Load-Through)



Compare to simulation results

The result is in good agreement with actual measurement.




1, Background

2, Embedded passives

**3, Si interposer with passives**

4, Summary

## Deep-RIE Bosch Process




**Straight and smooth surface hole**




## Coverage oxide of inner holes

-Using PECVD for low stress process-




50um dia.  
400um depth





## TSV filled with Cu technology

The cross section photograph and the image of X-ray transmission analysis



Polished Cross-Section




X-Ray CT Image

TSV filled with Cu


## Example of optimized PPR method

Condition A

Condition B



Void remain in the copper plug.






no voids in the copper through plug.

**Good filling characteristic is obtained by process control with liquid flow and ion delivery and current density in the hole**

## RDL (Re-Distribution Layer)

RDL consists of fine wiring layer formed by SAP(sputter semi-additive process)  
 Double sided dielectric layer PI formed by the photo-via process




- D45 PI
- L4 Metal
- D34 PI
- L3 Metal
- D23 PI
- L2 Metal
- D12 PI
- L1 Metal
- D01 PI

Up to 4 layers for Metal/PI build up


# Fine Cu wiring

## Fine Cu wiring fabricated by SAP(semi-additive process)



**L/S=5um/5um**






Cu



**L/S=3um/3um**




# Si Interposer

## Demonstrated Test Element Group (TEG)




## Reliability test results (THB) using TEG

The schematic view of Sample




THB ( 85°C 85% 1000hr)




Measurement condition			
Temperature	85°C	Hole diameter	50μm
Humidity	85%	Hole pitch	200μm
Additive V	10V	Number of Hole	100x2
Measurement V	10V	Time	1000hr

## Reliability test results (TCT)



**TCT ( -55°C ⇔ +125°C 1000cycles)**




Measurement condition			
Temperature	-55~125°C	Hole diameter	50um
1cycle time	15min	Hole pitch	200um
Total cycle	1000cycle	Number of Hole	100

Double side thick polymer insulator that buffers the stress created by CTE mismatch




# Si Interposer

## Signal integrity for high frequency






Insertion loss of Si through hole is larger than surface via





# Si Interposer

*3D-electromagnetic field simulation  
high resistivity ( $\rho$ ) silicon whose volume resistivity is  $4000 \Omega \cdot \text{cm}$*




# Si Interposer

## Signal integrity for high frequency


*Reduced insertion loss*

**Insertion loss ( $S_{21}$ )** **Measured result**




High resistivity Si enable to decrease the insertion loss of Si through hole

## Via last TSV with Embedded MIM




I MIM formation  
(SiN film deposited  
by PECVD 350degC)




II TSV and  
RDL formation

## Via first TSV with Embedded MIM




I TSV and  
M1 metal formation


II MIM formation  
(SiN film deposited  
by PECVD 250dgc)




III RDL formation




## VL(Via last structure MIM)




## VF(Via first structure MIM)






## VL(Via last structure MIM)



## VF(Via first structure MIM)





- **Embedded passive devices was fabricated on Si substrate by thin film method.**
- **The measurement result of integrataed passive device was compared with simulation result .**
- **Thin film SiN capacitor as embedded passive device was built in surface of TSV interposer by two types method.**
- **The capacitance and leakage current of capacitor was compared with two types method.  
Capacitance of Via last MIM is higher than Via first MIM .**