





Consistency vs. Coherence		
Terminology		
 some confusion in liter 	rature	
» but it's rare so be cle	ar and avoid "mutt"	' status
• key is that they are dif	ferent	
Coherence		
• defines what value is r	eturned by a read	4
» e.g. value of the last	write	
 Consistency 		
 defines when things ar 	re coherent	
 bigger issue as system 	ns get bigger	
 sequential consistency 	$y \rightarrow$ value of the la	ast write
» as determined by the	"decider"	
Both are critical for cor	rrectness	
 varies as to whether c 	onsistency is exp	osed to programmer
 » sequential consistent • same as usual sequence 	•	•
School of Computing University of Utah	8	CS6810











Performance Issues		
• Too many to exhaustive	ely list	
Key protocol choice iss	sues	
 multiple writes to the s 	same line write inv	validate
» less bus traffic		
• 1 st write → bus inva		
 and data transfer subsequent writes a 		
- as long as there is	•	
» typically Wr-Inv is be		
	red by one processor at	a time
 write-update » every write generates 	a hua fraffia	
	s pus tramc issue so it easily satura	ates
» still it wins when		
	ng hammered by multiple • 1 writer and the rest are co	•
• Programs share variabl	es not cache line	BS
• issues?		
School of Computing University of Utah	12	C\$6810
















MESI Protocol		
Add Exclusive state		
 deals w/ PrRd followed by PrWr p 	roblem	
 meanings change a bit 		
» E = exclusive clean – memory is c	consistent	
» M = exclusive dirty – memory is in	nconsistent	
» S = 2 or more sharers, no writers,	, memory consistent	
» i = same as always		
 New S semantics adds an addition 	onal problem	
 a shared signal must be added to 	the bus	
» single wired-OR wire is sufficient		
note scaling problem – doesn't wa	• •	
» BusRd(S) – shared signal asserted busRd(S) – shared signal asserted		
» BusRd(S') – shared signal not ass » BusRd – means den't care shout to		
» BusRd – means don't care about s » FLUSH – optional for cache to care	-	
School of Computing University of Utah	CS681 0	














Key Points		
• Status tags		
need to encode the loc	cal line status	
» protocol dependent		
• 2 ported cache control	ler	
 priority becomes the b 	us	
» since it's the atomic	ty point	
possibly stalls process	s requests	
 New miss source 		
• the 4 th C: Coherence		
» true shared miss: rea	ds and writes to sam	ne target
» false shared miss: re same line	ads and writes to dif	ferent target but
 Increased bus pressure 		
 due to coherence traff 	ic	
» increased power		
 already a scaling prob 	lem	
School of Computing	24	CS6810
University of Utah		







	Concluding Remarks		
• Ho	w well does it work		
	see Chap. 4.3 data		
• Is §	SMP dead because buses are	dead?	
	small way SMP may make sense	1	
	» on multi-core socket		
	» or in small clusters where socke	et is multi-cluster	
	short buses aren't so bad		
	» easy enough to extend life with	point to point interconnect	
• Nex	xt we move onto DSM variant	of CC-Numa	
	protocol ideas are still valid		
	» hence the time spent to underst spent	-	
	 note exam question is highly like main difference with DSM 	ily	
	» lines have both		
	 Intes have both local state: similar to today's dis 	cussion	
	• global state: more on that next lo		
	hool of Computing	C86040	
🖤 Un	iversity of Utah 28	CS6810	