

Perfect fit - modular designed solutions



Manual Version:23. February 2024

Digitizers | Transient Recorders | Arbitrary Waveform Generators | Digital Waveform Acquisition Cards for PCI Express, PXI Express and LXI / Ethernet (c) SPECTRUM INSTRUMENTATION GMBH AHRENSFELDER WEG 13-17, 22927 GROSSHANSDORF, GERMANY

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows Vista, Windows 7, Windows 8,

Windows 10, Windows 11 and Windows Server are trademarks/registered trademarks of Microsoft Corporation.

LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation.

MATLAB is a trademark/registered trademark of The Mathworks, Inc.

Delphi and C++Builder are trademarks or registered trademarks of Embarcadero Technologies, Inc.

Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc.

FlexPro is a registered trademark of Weisang GmbH & Co. KG.

PCIe, PCI Express, PCI-X and PCI-SIG are trademarks of PCI-SIG.

PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group.

PXI is a trademark of the PXI Systems Alliance.

LXI is a registered trademark of the LXI Consortium.

IVI is a registered trademark of the IVI Foundation.

Oracle and Java are registered trademarks of Oracle and/or its affiliates.

Python is a trademark/registered trademark of Python Software Foundation.

Julia is a trademark/registered trademark of Julia Computing, Inc.

Intel and Intel Core i3, Core i5, Core i7, Core i9 and Xeon are trademarks and/or registered trademarks of Intel Corporation.

AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks and/or registered trademarks of Advanced Micro Devices. Arm is a trademark or registered trademark of Arm Limited (or its subsidiaries).

NVIDIA, CUDA, GeForce, Quadro, Tesla and Jetson are trademarks and/or registered trademarks of NVIDIA Corporation.

Table of Contents

Table of Contents	3
Safety Instructions	ç
Symbols and Safety Labels	(
General safety information	
Requirements for users and duties for operators	
General safety at work	
Bringing the product into service	
Intended use	
Application area of the product	1(
Requirements for the technical state of the product	
Requirements for operation	
Electrical safety and power supply	
Requirements for the location	
Requirements on the ventilation	
Repair/Service	
Cleaning the module housing (NETBOX devices, cables, amplifiers, systems only)	
Opening the module (NETBOX devices, amplifiers only)	1
Dismounting parts of the card (instrument card only)	
Markings and Labelling	
Packing list	
Introduction	
Preface	
Overview	
General Information	I č
Different models of the M2p.59xx series	
Additional options	
Digital I/O with Dig-SMB	10
Digital I/O with Dig-FX2	
Star-Hub	
The Spectrum type plate	
Hardware information	
Block Diagrams	
Technical Data	20
Order Information	25
M2p Order Information	25
Hardware Installation	28
ESD Precautions	
Sources of noise	
Cooling Precautions	28
Connector Handling Precautions	
M2p PCIe Cards	
System Requirements	
Installing the M2p board in the system	
Additional notes on the M2p cards PCIe x16 slot retention	
Additional notes for M2p main cards with heat-sink requiring two slots	
Installing a board with digital inputs/outputs mounted on an extra bracket Installing multiple boards synchronized by star-hub option	
Shipment of systems with Spectrum cards installed	
Software Driver Installation and Driver Update	
Windows	
Before initial installation	34
Running the driver Installer/Update	34
After installation	
Linux	30
Overview	
Driver Installation with Installation Script	
Standard Driver Update	
Compilation of kernel driver sources (optional and local cards only)	
Update of a self compiled kernel driver	
Installing the library only without a kernel (for remote devices)	
Installation from Spectrum Repository Control Center	

oftware	41
Software Overview	
Card Control Center	
Discovery of Remote Cards, digitizerNETBOX/generatorNETBOX/hybridNETBOX products	42
Wake On LAN of digitizerNETBOX/generatorNETBOX/hybridNETBOX	42
Netbox Monitor	43
Device identification	
Hardware information	
Firmware information	
Software License information	
Driver information	
Installing and removing Demo cards	
Feature upgrade	
Software License upgrade	
Performing card calibration (A/D only)	46
Performing memory test	
Transfer speed test	
Debug logging for support cases	
Device mapping	48
Firmware upgrade	
Accessing the hardware with SBench 6	49
C/C++ Driver Interface	49
Header files	
General Information on Windows 64 bit drivers	50
Microsoft Visual C++ 6.0, 2005 and newer 32 Bit	
Microsoft Visual C++ 2005 and newer 64 Bit	
Linux Gnu C/C++ 32/64 Bit	50
C++ for .NET	
Other Windows C/C++ compilers 32 Bit	
Other Windows C/C++ compilers 64 Bit	51
Driver functions	
Delphi (Pascal) Programming Interface	
Driver interface	56
Examples	
.NET programming languages	
Library	
Declaration	
Using C#	
Using C# Using Managed C++/CLI	
	01 41
Using J#	
Python Programming Interface and Examples	01 62
Driver interface	20
Examples	
Java Programming Interface and Examples	
Driver interface	
Examples	
Julia Programming Interface and Examples	
Driver interface	
Examples	
LabVIEW driver and examples	
MATLAB driver and examples	
SCAPP – CUDA GPU based data processing	

Programming the Board	
Overview	
Register tables	
Programming examples Initialization	
Initialization of Remote Products	
Error handling	
Gathering information from the card	00
Card type	
Hardware and PCB version	70
Firmware versions.	
Production date	
Last calibration date (analog cards only)	
Serial number	
Maximum possible sampling rate	
Installed memory	
Installed features and options	72
Miscellaneous Card Information	
Function type of the card	74
Used type of driver	74
Custom modifications	
Reset	
nalog Inputs	
Channel Selection	
Single-ended channels	
Differential Inputs	
Mixed single-ended and differential inputs	
Important note on channel selection	
Setting up the inputs	
Input ranges	
Input offset	
Input termination	
M ² p.591x Digital bandwidth filter	
Automatic on-board calibration of the offset and gain settings	
Read out of input features	
cquisition modes	
Overview	oo
Setup of the mode	
Commands	
Communities Contraction Contra	
Acquisition cards status overview	
Generation card status overview	00
Data Transfer	
Standard Single acquisition mode	
Card mode	
Memory, Pre- and Posttrigger	
Example	
FIFO Single acquisition mode	
Card mode	
Length and Pretrigger	
Difference to standard single acquisition mode	
Example FIFO acquisition	
Limits of pre trigger, post trigger, memory size	
Buffer handling	
Data organization	
Sample format Converting ADC samples to voltage values	
lock generation	
Overview	
Clock Mode Register	
The different clock modes	
Standard internal sampling clock (PLL)	
Maximum and minimum internal sampling rate	
Oversampling	
Direct external clock	
External reference clock	
	100

Trigger modes and appendant registers	
General Description	
Trigger Engine Overview	
Trigger masks	103
Trigger OR mask	103
Trigger AND mask	
Software trigger	
Force- and Enable trigger	
Trigger delay	
Trigger holdoff	
Trigger Counter	
Main analog external trigger (Ext0)	
Trigger Mode	
Trigger Input Termination	
Trigger level	
Detailed description of the external analog trigger modes	
External logic trigger (X1, X2, X3) Trigger Mode	
Detailed description of the logic trigger modes	
Channel Trigger	
Overview of the channel trigger registers	
Channel trigger level	118
Detailed description of the channel trigger modes	120
Multi Purpose I/O Lines	128
On-board I/O lines (X0, X1, X2, X3)	
Programming the behavior	
Asynchronous I/O	
Special behavior of trigger output	
Synchronous digital inputs	
Additional I/O lines with Option -DigSMB and -DigFX2	
Programming the behavior	
Asynchronous I/O	
Synchronous digital inputs	132
Mode Multiple Recording	136
Recording modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	137
Multiple Recording and Timestamps	
Trigger Modes	
Programming examples	
Mode Gated Sampling	140
Acquisition modes	140
Acquisition modes	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Gate-End Alignment.	
Gated Sampling and Timestamps	
Trigger	
Detailed description of the external analog trigger modes	
Detailed description of the logic gate trigger modes	
Channel triggers modes	
Programming examples	
ABA mode (dual timebase)	
General information	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Example for setting ABA mode:	
Reading out ABA data	
General	
Data Transfer using DMA	
Data Transfer using Polling	150
Comparison of DMA and polling commands ABA Mode and Timestamps	

Timestamps	
General information	
Example for setting timestamp mode:	
Timestamp modes	
Standard mode	
StartReset mode	
Refclock mode	
Reading out the timestamps	
General	
Data Transfer using DMA	
Data Transfer using Polling	
Comparison of DMA and polling commands	
Data format	
Combination of Memory Segmentation Options with Timestamps	170
Multiple Recording and Timestamps	170
Gate End Alignment	
Gated Sampling and Timestamps	
ABA Mode and Timestamps	
Pulse Generator (Firmware Option)	173
General Information	
Principle of Operation	
Setting up the Pulse Generator	
Enabling, disabling and resetting a pulse generator	
Defining the basic pulse parameters	175
Delaying (phase shifting) the Outputs	
Defining the trigger behavior	
Configuring the pulse generator's trigger source	177
Configuring Multi Purpose lines to output generated pulses	179
Programming Example	
Option Star-Hub	
Star-Hub introduction	
Star-Hub trigger engine	
Star-Hub clock engine	
Software Interface	
Star-Hub Initialization	
Setup of Synchronization	
Limits of Clock for synchronized cards	
Setup of Trigger	
Run the synchronized cards	
Error Handling	
-	
Option Remote Server	
Introduction	
Installing and starting the Remote Server	
Windows	
Linux	
Detecting the digitizerNETBOX/generatorNETBOX/hybridNETBOX	
Discovery Function	
Finding the digitizerNETBOX/generatorNETBOX/hybridNETBOX in the network	
Troubleshooting	
Accessing remote cards	

Appendix	
Error Codes	
Spectrum Knowledge Base	
Pin assignment of the multipin connector	
Option "Digital I/O Dig-FX2"	
Pin assignment of the multipin cable	
IDC footprints	
Details on M2p cards I/O lines	
Multi Purpose I/O Lines	
Additional I/O Lines (Option -DigFX2)	
Additional I/O Lines (Option -DigSMB)	
Additional I/O Lines (Option -DigBNC)	
Interfacing M2p clock in/out with M4i/M4x	
Temperature sensors	
Temperature read-out registers	
Temperature hints	
59xx temperatures and limits	
Details on M2p cards status LED	
Turning on card identification LED	
Continuous memory for increased data transfer rate	
Background	
Setup on Linux systems	
Setup on Windows systems	
Usage of the buffer	
Abbreviations	203
List of Figures	204
List of Tables	

Safety Instructions

This chapter contains information about the following topics:

- General safety information
- Requirements for users and duties for operators
- Intended use
- Markings and Labelling

Symbols and Safety Labels

Table 1: Symbols and Safety Labels

Label	Where	Description
	Cards	ESD symbol Parts can be damaged by electrostatic discharge. Follow these precautions: Avoid touching pins, leads, or circuitry. Always be properly grounded when touching a static-sensitive component or assembly.
\rightarrow	NETBOX chassis	GND symbol To enhance the immunity of the equipment against conducted and radiated RF disturbance, sensitive electrical circuits are connected to the chassis.
		Protective Conductor Class I This movable devices of protection class I is equipped with a cable with additional protective conductor and a protective contact plug. The device may only be connected to the protective conductor system of the fixed electrical installation, which is at ground potential.
CE	Products	Labelling for CE conformity Spectrum confirms with the CE marking affixed to the product or its packaging that the product complies with the product-specific applicable European directives. The CE declaration of conformity for the product is available upon request.
X	Products	Labelling for WEEE The WEEE symbol on the product or its packaging indicates that the product must not be disposed of with other waste. The user is obliged to collect the old devices separately and to make them available to the WEEE take-back system for recycling.
X	NETBOX chassis	Labelling for battery disposal Batteries must not be disposed of with household waste. You are legally obliged to return old batteries so that proper disposal can be guar- anteed. You can dispose of used batteries at a municipal collection point or in local stores
	Manual	Important part of the manual with safety related content
W.	Manual	Additional information inside the manual which helps to understand a topic in more detail

General safety information

Carefully read the documentation (Installation manual and hardware manual) that belongs to the product prior to the start-up. Please observe the product safety instructions and the following safety notices to avoid health issues or damage to the device.

The manufacturer does not assume any liability for damages resulting from improper handling, unintended use or non-observance of the safety precautions.

Applicable regulations and laws governing the location and use of the product must be observed and all accident prevention and occupational safety regulations must be complied with.

Requirements for users and duties for operators

The product may be assembled, operated and maintained only if you have the necessary qualification and experience for this product. Improper use or use by a user without sufficient qualification can lead to damages or injuries to one's health or damages to property. The assembler of the system is responsible for the safety of any system incorporating the equipment.

General safety at work

The existing regulations for safety at work and accident prevention must be followed. All applicable regulations and statutes regarding operation must be strictly followed when using this product.

Bringing the product into service

The following steps need to be done when first bringing the product into service:

- Please check the content of the delivery against the above stated packing list upon first opening of the package
- Check the products before connecting them to any power source for any damages. Do not connect a damaged product to any power source
- Be sure to have the correct knowledge to install this product
- Carefully read the installation manual and take the stated precautions
- Follow the installation process step by step as described in this manual
- The product relies on proper cooling as described in this manual. Make sure to avoid to restrict the airflow to any part. Do not cover or block any cooling fans or cooling vents

Intended use

Application area of the product

The device has been developed for indoor use in controlled laboratory and industrial environments not exceeding an operating height of 2000 m and for an ambient temperature of 0°C to +40°C with non-condensing humidity up to 10% to 90%.

Requirements for the technical state of the product

The product is designed in accordance with state-of-the-art technology and recognized safety rules. The product may be operated only in a technically flawless condition and according to the intended purpose and with regard to safety and dangers as stated in the respective product documentation. If the product is not used according to its intended purpose, the protection of the product may be impaired.

Requirements for operation

Use the product only according to the specifications in the corresponding User's Guide. With any deviating operation, the product safety is no longer ensured.

The use of the product is permitted only in accordance with the specifications and information of the respective user manual. Product safety is not guaranteed in the event of deviating use. Use in wet or humid environments or in potentially explosive areas is not permitted.

The installer is responsible for the safety of the system in which the device is installed.

Electrical safety and power supply

Observe the regulations applicable at the operating location concerning electrical safety as well as the laws and regulations concerning work safety! Connect only current circuits with safety extra-low voltage in accordance with EN 61140 (degree of protection III) to the connections of the module.

Ensure that the connection and setting values are being followed (see the information in the chapter "Technical data"). Do not apply any voltages to the connections of the module that do not correspond to the specifications of the respective connection. When setting up the appliance, care must be taken to ensure that the power plug of the chassis is easily accessible and the power cable can be unplugged in the event of an emergency shutdown.

Use only approved cables at the connections of the product. Adhere to the maximum permissible cable lengths! Do not use any damaged cables! Never apply force to insert a plug into a socket. Ensure that there is no contamination in and on the connection, that the plug fits the socket, and that you correctly aligned the plugs with the connection.

There is no danger from the device in case of power supply interruption or shut down.

Requirements for the location

The housing and the connectors of the module as well as the plug connectors of the cables meet the degree of protection IP20. Position the module on a smooth, level and solid underground. The module or the module stack must always be securely fastened.

The functionality and safety of the device is only guaranteed at operation conditions of IP20 and contamination class II up to a light contamination by non-conductive materials.

Requirements on the ventilation

Keep the module away from heat sources and protect it against direct exposure to the sun. The free space above and behind the module must be selected so that sufficient air circulation is ensured. During normal operation there are no hot surfaces that pose any danger to the operator.

Maintenance

The product is maintenance-free.

<u>Repair/Service</u>

In the event of a necessary repair, the product must be returned to the manufacturer. Before returning any good get in contact with the support group and obtain a RMA code. The support group can be reached by email: Support@spec.de

Please ensure suitable packaging to avoid damage during transport.

World-wide service address is:

Spectrum Instrumentation GmbH Ahrensfelder Weg 13-17 22927 Grosshansdorf Germany

Cleaning the module housing (NETBOX devices, cables, amplifiers, systems only)

Use a dry or lightly moistened, soft cloth for cleaning the module housing. Do not user any sprays, solvents or abrasive cleaners which could damage the housing. Ensure that no moisture enters the housing. Never spray cleaning agents directly onto the module.

Opening the module (NETBOX devices, amplifiers only)

Do not open or change the module housing! Work on the module housing may only be performed by the manufacturer.

Dismounting parts of the card (instrument card only)

Do not dismount any part of the card like modules, front plates or internal cable connections.

Markings and Labelling

The product complies with the current European directives on CE marking. A CE declaration of conformity is available on request.

The product complies with the current European Directives on the Use of Certain Hazardous Substances (RoHS-3) 2015/863/EU).

According to the European directive WEEE (Waste Electrical and Electronic Equipment), the user is obliged to return the product to the system for collection, treatment and recycling of waste electronic equipment. Disposal via residual waste is not permitted.

Up-to-date information on notifiable substances according to REACH regulation (EC) No 1907 /2006 can be quoted on request.

Packing list

The following items are containing in the packing. Some of these items need to be ordered separately as an option.

Table 2: Packing List

Item	Contained	Description
Card	Yes	Ordered card type inside ESD safety bag
Star-Hub M2p.xxxx-SH6ex, -SH6tm	Optional	Star-Hub mounted on card, containing 6 sync-cables
Star-Hub M2p.xxxx-SH16ex, -SH16tm	Optional	Star-Hub mounted on card, containing 16 sync-cables
Digital Option M2p.xxxx-DigSMB	Optional	Digital option, mounted on card
Digital Option M2p.xxxx-DigFX2	Optional	Digital option, mounted on card, containing one Cab-d40-idc-100 cable in separate bag
Manual	Yes	Printed Installation Manual
USB Stick	Yes	Containing drivers, software and the hardware manual
Digital connection cables	Yes (M2p.7515-x4 only)	Two Cab-d40-idc-100 cable in separate bags
Cables	Optional	Ordered cables, each packed in own bag

Introduction

Preface

This manual provides detailed information on the hardware features of your Spectrum instrumentation board. This information includes technical data, specifications, block diagram and a connector description.

In addition, this guide takes you through the process of installing your board and also describes the installation of the delivered driver package for each operating system.

Finally this manual provides you with the complete software information of the board and the related driver. The reader of this manual will be able to integrate the board in any PC system with one of the supported bus and operating systems.

Please note that this manual provides no description for specific driver parts such as those for LabVIEW or MATLAB. These drivers are provided by special order.

For any new information on the board as well as new available options or memory upgrades please contact our website http://www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.

Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.

Overview

M2p cards for PCI Express (PCIe)



The M2p generation is the fast streaming general purpose platform from Spectrum. The $\frac{1}{2}$ length PCle cards are available in different speed grades and resolutions with best performance.



The cards have been optimized for fast data transfer and allow to read data for online analysis or offline storage with more than 700 MB/s using the PCI Express

x4 Gen 1 bus interface. Mechanically the card family needs x4, x8 or x16 lane PCI Express connectors with any PCI Express generation. Electrically the card can handle smaller number of PCI Express lanes with reduced transfer speed.

Image 1: M2p Card Example

When using high sampling rates the 1 GByte standard on-board memory (512 MSamples for cards with 16 bit resolution) is sufficient to acquire up to several seconds of high-speed data. The M2p cards are carefully

designed and offer an optimized clock section, a wide range of trigger possibilities, new and improved features, easy usability and programming as well as an outstanding software support.

General Information

The M2p.59xx series allows recording of up to 8 channels in the low, medium and high speed segment. Due to the modular design a wide variety of 16 bit A/D converter boards PCI Express (PCIe) bus can be offered. These boards are available in several versions and different speed grades making it possible for the user to find a individual solution.

The multi-purpose lines allow for up to 3 digital inputs to be acquired synchronously with the analog data, that can be used for reference marker inputs or mixed-signal application. Two options (-DigFX2 or DigSMB) allow the use of sixteen additional digital inputs.

These boards can be used with maximum sample rates of up to 5 MS/s, 20 MS/s, 40 MS/s, 80 MS/s or 125 MS/s using either one, two, four or eight single-ended (SE) channels or one, two or four differential channels. The installed memory of 512 GSample will be used for fast data recording. It can completely be used by the current active channels. If using either slower sample rates or less active channels the memory can be switched to a FIFO buffer and data will be transferred online to the PC memory or to hard disk.

Several boards of the M2p.xxxx series may be connected together by the internal standard synchronisation bus to work with the same time base.

Application examples: Laboratory equipment, Super-sonics, LDA/PDA, Radar, Spectroscopy.

Different models of the M2p.59xx series

The following overview shows the different available models of the M2p.59xx series. They differ in the number of available channels. You can also see the model dependent location of the input connectors.

- M2p.5920-x4
- M2p.5930-x4
- M2p.5940-x4
- M2p.5960-x4




Image 2: M2p card and front panel for versions with one differential channel

- M2p.5911-x4
- M2p.5921-x4
- M2p.5931-x4
- M2p.5941-x4
- M2p.5961-x4

M2p.5912-x4

M2p.5922-x4

M2p.5932-x4

M2p.5942-x4

M2p.5962-x4

•

•

•

•

•




Image 3: M2p card and front panel for versions with two differential channels




Image 4: M2p card and front panel for versions with two differential channels / four single-ended channels

- M2p.5916-x4 •
- M2p.5926-x4 •
- M2p.5936-x4 •
- M2p.5946-x4 •
- M2p.5966-x4 •




Image 5: M2p card and front panel for versions with four differential channels

- M2p.5913-x4 ٠ •
- M2p.5923-x4
- M2p.5933-x4 •
- M2p.5943-x4 •
- M2p.5968-x4 •




Image 6: M2p card and front panel for versions with four differential channels / eight single-ended channels

Additional options

Digital I/O with Dig-SMB

The Digital I/O options "Dig-SMB" adds sixteen additional Multi-Purpose I/O lines to the card.

All sixteen lines are provided via SMB miniature coaxial connectors, just like the analog channels or clock and trigger input.

Ten of these lines are mounted on the PCI bracket and are hence accessible from the outside of the PC. The other six lines are mounted on the top of the PCB and hence are available on the inside of the PC.

These lines extend the already existing Multi-Purpose I/O lines that come standard with the main card (X0 .. X3).

Because the capabilities of these additional lines are nearly identical to those on the main card, they are conveniently named (X4 .. X19).

Digital I/O with Dig-FX2

The Digital I/O options "Dig-FX2" adds sixteen additional Multi-Purpose I/O lines to the card.

All sixteen lines are provided via the multipin FX2 connector, a type that is already used on many different Spectrum products in the past and pin-compatible to the existing options and cards using it. The pinning for that connector and the included adapter cable to standard IDC connectors is given in the appendix of this manual.

These lines extend the already existing Multi-Purpose I/O lines that come standard with the main card (X0 .. X3).

Because the capabilities of these additional lines are nearly identical to those on the main card, they are conveniently named (X4 .. X19).

Four of these lines (X12, X13, X18 and X19) are additionally also available as co-

X18 X14 X16 XA X17 X19 X15 Χ5 X6 Х7 a incide incident and X8 χ9 X10 X11 X12 X13 Primary/Main Card Bracket Bracket

Internal Connector

Image 7: M2p card with installed DigSMB digital option showing the 16 SMB connectors




Image 8: M2p card with installed DigFX2 digital option showing connectors and jumper locations for connection switching

axial connectors on the PCI bracket. These lines can be selected by jumper individually for each line to be either made available on the FX2 connector or on one of the respective SMB connectors. This allows for easy monitoring of lines for debugging purposes or to connect external equipment that requires 50 Ohm line impedance.

<u>Star-Hub</u>

The star hub module allows the synchronization of either up to six or up to sixteen M2p cards. It is even possible to synchronize cards of different families of M2p series cards with each other.

Two different mechanical versions of the star-hub module allowing the synchronization of up to 16 cards are available. A version that is mounted on top of the carrier card as a piggy-back module (option SH6tm or SH16tm) extending the width of the card to two slots.

The second version (option SH6ex or SH16ex) is mounted behind the card and extends the M2p base card to a 3/4 length PCI Express card. Therefore it requires the availability of a 3/4 length slot in the system but does not need the width of an additional slot.



Image 9: M2p card with installed star-hub 16 in the extension version

The module acts as a star hub for clock and trigger signals. Each board is con-

nected with a small cable of the same length, even the master board. That minimizes the clock skew between the different cards. The picture shows the extension module mounted on the base board schematically without any cables to achieve a better visibility.

The carrier card acts as the clock master and the same or any other card can be the trigger master. All trigger modes that are available on a single card are also available if the synchronization star-hub is used.

The cable connection of the boards is automatically recognized and checked by the driver when initializing the star-hub module. So no care must be taken on how to cable the cards. The star-hub module itself is handled as an additional device just like any other card and the programming consists of only a few additional commands.

The Spectrum type plate




Image 10: M2p card backside with the Spectrum type plate and information

The Spectrum type plate, which consists of the following components, can be found on all of our boards. Please check whether the printed information is the same as the information on your delivery note. All this information can also be read out by software:

- The board type, consisting of the two letters describing the bus (in this case M2p.xxxx-x4 for the PCI Express x4 bus) and the model number.
- (2) The size of the on-board installed memory in MSample or GSample. In this example there are 512 MS (1 GByte = 1024 MByte) installed.
- (3) The serial number of your Spectrum board. Every board has a unique serial number.
- (4) A list of the installed options. A complete list of all available options is shown in the order information. In this example no additional options are installed.
- (5) The base card version, consisting of the printed circuit board (PCB) version, the hardware version and the firmware version.
- (6) The version of the analog/digital front-end module, consisting of the printed circuit board (PCB) version, the hardware version and the firmware version (if available). If no programmable device is located on the module, the firmware field is left empty.
- (7) The date of production, consisting of the calendar week and the year.
- The version of the extension module (such as a star-hub) if one is installed, consisting of the printed circuit board (PCB) version, the hardware version and the firmware version. If no extension module is installed this part is left empty.

Please always supply us with the above information, especially the serial number in case of support request. That allows us to answer your questions as soon as possible. Thank you.

Hardware information

Block Diagrams

M2p.59xx Block Diagram




Image 11: Block Diagram of M2p.59xx showing the analog module (green), star-hub (red) and the components of the base card

Technical Data



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Inputs

Resolution		16 bit (can be reduced to acquire simultaneous digital inputs)
Input Range	software programmable	±200 mV, ±500 mV, ±1 V, ±2 V, ±5 V, ±10 V
Input Type	software programmable	Single-ended or True Differential
Input Offset (single-ended)	software programmable	programmable to ±100% of input range in steps of 1%
ADC Differential non linearity (DNL)	ADC only	591x: ±0.2/±0.8 LSB (typ./max.)
		592x: ±0.2/±0.8 LSB (typ./max.)
		593x, 8x3: ±0.5/±0.9 LSB (typ./max.) 594x: ±0.5/±0.9 LSB (typ./max.)
		596x, 8x6: $\pm 0.5/\pm 0.9$ LSB (typ./max.
ADC Integral non linearity (INL)	ADC only	591x: $\pm 1.0/\pm 2.3$ LSB (typ./max.)
		592x: ±1.0/±2.3 LSB (typ./max.)
		593x, 803, 813: ±2.0/±7.5 LSB (typ./max.)
		594x: ±2.0/±7.5 LSB (typ./max.) 596x, 806, 816: ±2.0/±7.5 LSB (typ./max.)
Offset error (full speed), DC signal	after warm-up and calibration	\leq 0.1% of range
Gain error (full speed), DC signal	after warm-up and calibration	$\leq 0.1\%$ of reading
Offset temperature drift	after warm-up and calibration	typical 5 ppm/°K
Gain temperatur drift	after warm-up and calibration	typical 45 ppm/°K
AC accuracy	1 kHz signal	≤ 0.3% of reading
AC accuracy	50 kHz signal	≤ 0.5% of reading
Crosstalk: Signal 1 MHz, 50 Ω	$range \le \pm 1V$	≤ 95 dB on adjacent channels
	range≥±2V	≤ 90 dB on adjacent channels
Crosstalk: Signal 10 MHz, 50 Ω	range ≤ ±1V	≤ 87 dB on adjacent channels
	range ≥ ±2V	≤ 85 dB on adjacent channels
Analog Input impedance	software programmable	50 Ω /1 MΩ 30 pF
Analog input coupling	fixed	DC
Over voltage protection	range ≤ ±1V	±5 V (1 MΩ), 3.5 Vrms (50 Ω)
Over voltage protection	$range \ge \pm 2V$	±50 V (1 MΩ), 5 Vrms (50 Ω)
Anti-Aliasing Filter (digital filtering active)	591x (5 MS/s)	Digital Anti-Aliasing filter at 40% of sampling rate. Examples:
		5 MS/s sampling rate -> anit-aliasing filter at 2 MHz
A state of File (). It is	501 (5467)	1 MS/s sampling rate -> anti-aliasing filter at 400 kHz
Anti-Aliasing Filter (standard)	591x (5 MS/s) 592x (20 MS/s)	fixed 2.5 MHz 3rd order butterworth alike fixed 10 MHz 3rd order butterworth alike
	593x (40 MS/s)	fixed 20 MHz 3rd order butterworth alike
	594x (80 MS/s)	fixed 40 MHz 3rd order butterworth alike
	596x (125 MS/s)	fixed 60 MHz 3rd order butterworth alike
CMRR (Common Mode Rejection Ratio)	range ≤ ±1V	100 kHz: 75 dB, 1 MHz: 60 dB, 10 MHz: 40 dB
CMRR (Common Mode Rejection Ratio)	range≥±2V	100 kHz: 55 dB, 1 MHz: 52 dB, 10 MHz: 50 dB
Common Mode Voltage Range	Input Range	±200 mV ±500 mV ±1 V ±2 V ±5 V ±10 V
Differential Input	VCM (1 M Ω termination)	±900 mV ±2.25 V ±2.25 V ±9 V ±22.5 V ±22.5 V ±900 mV ±2.25 V ±2.25 V ±3.5 V ±3.5 V ±3.5 V
Changed colorities (single conded insult)	VCM (50 Ω termination)	
Channel selection (single-ended inputs)	software programmable	1, 2, 4 or 8 channels (maximum is model dependent)
Channel selection (true differential inputs) Calibration	software programmable	1, 2 or 4 channels (maximum is model dependent) Self-artituation is always as a self-unary and and associate any installer and associate former of Self-
Calibration	Internal	Self-calibration is done on software command and corrects against the onboard references. Self- calibration should be issued after warm-up time.
Calibration	External	External calibration calibrates the onboard references used in self-calibration. All calibration
		constants are stored in nonvolatile memory.
		A yearly external calibration is recommended.
		A yearly external calibration is recommended.
Trigger		A yearly external calibration is recommended.
Available trigger modes	software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay
	software programmable software programmable	
Available trigger modes Channel trigger level resolution	software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit
Available trigger modes Channel trigger level resolution Trigger edge	software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width	software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay	software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate)	software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time	software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff)
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO	software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger	software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode)
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth	software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size	software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth	software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size	software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8 1 sample
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [8G - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8 1 sample Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B) Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start) RelClock: 24 bit upper counter (increment with RelClock)
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy Timestamp modes Data format	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [32 kSamples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8 1 sample Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B) Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start) RefClock: 24 bit upper counter (increment with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock)
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy Timestamp modes Data format	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [GG - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8 1 sample Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B) Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start) RefClock: 24 bit upper counter (increments with sample clock, reset with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock) none, acquisition of X1/X2/X3 inputs at trigger time, trigger source (for OR trigger)
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy Timestamp modes Data format	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [32 kSamples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8 1 sample Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B) Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start) RefClock: 24 bit upper counter (increment with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock)
Available trigger modes Channel trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy Timestamp modes Data format	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay 16 bit Rising edge, falling edge or both edges 0 to [4G - 1] samples in steps of 1 sample 0 to [4G - 1] samples in steps of 1 samples 0 to [4G - 1] samples in steps of 1 samples < 40 samples (+ programmed pretrigger + programmed holdoff) 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [32 kSamples / number of active channels] in steps of 8 8 up to [36 - 4] samples in steps of 8 (defining pretrigger in standard scope mode) 16 up to [installed memory / number of active channels] samples in steps of 8 8 up to [installed memory / number of active channels] samples in steps of 8 1 sample Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B) Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start) RefClock: 24 bit upper counter (increments with sample clock, reset with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock) none, acquisition of X1/X2/X3 inputs at trigger time, trigger source (for OR trigger)

Introduction

External trigger impedance External trigger input level External trigger over voltage protection External trigger sensitivity (minimum required signal swing) External trigger level External trigger bandwidth

Minimum external trigger pulse width Resulting max detectable trigger frequency

Multi Purpose I/O lines

Number of multi purpose output lines Number of multi purpose input/output lines

Multi Purpose line Input: available signal types

Input: signal levels Input: impedance Input: maximum voltage level Input: maximum bandwidth Output: available signal types

Output: impedance Output: drive strength Output: type / signal levels Output: update rate (synchronous modes)

Option M2p.xxxx-PulseGen

Number of internal pulse generators Number of pulse generator output lines Time resolution of pulse generator Programmable output modes Programmable trigger sources Programmable trigger gate Programmable length (frequency) Programmable width (duty cycle) Programmable delay Programmable loops Output level of digital pulse generators

software programmable software programmable 50 Q

software programmable

software programmable

5 kΩ

50 Ω / 5 kΩ ±5 V (5 kΩ), ±2.5 V (50 Ω), ±20 V (5 kΩ), 5 Vrms (50 Ω) 200 mVpp

±5 V in steps of 10 mV DC to 400 MHz DC to 300 MHz ≥ 2 samples [Current Samplerate]/2

one, named X0 three, named X1, X2, X3

n.a. n.a. n.a. n.a. Run-, Arm-, Trigger-Output, Asynchronous Digital-Out, ADC Clock Output Digital Pulse Generator (option) For electrical specifications refer to "Multi Purpose I/O lines" section.

n.a. DC to 125 MHz ≥ 2 samples [Current Samplerate]/2

X1, X2, X3

Synchronous Digital-In, Asynchronous Digital-In, Timestamp Reference Clock, Logic trigger 3.3 V LVTTL (Low ≤ 0.8 V, High ≥ 2.0 V) 10 k Ω to 3.3 V -0.5 V to +4.0 V 125 MHz Run-, Arm-, Trigger-Output, Asynchronous Digital-Out

Digital Pulse Generator (option)

50 Ω

x٥

Capable of driving 50 Ω loads, maximum drive strength ±48 mA 3.3V LVTTL, TTL compatible for high impedance loads sampling clock

4 (Existing multi-purpose outputs X0 to X3)
Selected Sampling Rate, max is 125 MS/s (8 ns)
Single-shot, multiple repetitions on trigger, gated
Software, Card Trigger, Other Pulse Generator, XIO lines.
None, ARM state, RUN state
2 to 4G samples in steps of 1 (32 bit)
1 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)
0 to 4G samples in steps of 1 (32 bit)

Option M2p.xxxx-DigFX2 / M2p.xxxx-DigSMB common

 Input: signal levels
 3.3 V LVTTL

 Input: impedance
 10 kΩ to 3.3

 Input: maximum voltage level
 -0.5 V to +4.0

 Input: maximum bandwidth
 125 MHz

 Input: available signal types
 software programmable

 Output: available signal types
 software programmable

 Output: update rate (synchronous modes)
 sampling clock

 Output: type / signal levels
 3.3 V LVTTL, TT

Option M2p.xxxx-DigFX2 specific

Number of additional multi-purpose I/O lines Card width with installed option Connector

Output: impedance Output: drive strength Compatibility

Option M2p.xxxx-DigSMB specific

Number of additional multi purpose I/O lines Card width with installed option Connectors on bracket Internal connectors Output: impedance Output: drive strength 3.3 V LVTTL
10 kΩ to 3.3 V
-0.5 V to +4.0 V
125 MHz
Synchronous Digital-In (M2p.59xx only), Asynchronous Digital-In
Run-, Arm-, Trigger-Output, Synchronous Digital-Out (M2p.65xx only), Asynchronous Digital-Out sampling clock
3.3 V LVTTL, TTL compatible for high impedance loads

16 (X4 to X19)

Requires one additional slot left of the main card's bracket, on "solder side" of the PCIe card 1 x 40 pole half pitch (Hirose FX2 series, one adapter cable to IDC connector in standard 2.54mm pitch included (Cab-d40-xx-xx). 4 x SMB male, (jumper selectable between FX2/SMB for: X12, X13, X18 and X19))

Connector on card: Hirose FX2B-40PA-1.27DSL Flat ribbon cable connector: Hirose FX2B-40SA-1.27R FX2: 90 Ω , SMB: 50 Ω Capable of driving 90 Ω loads (FX2), 50 Ω loads (SMB), maximum drive strength ±48 mA Pinning compatible with M2i.xxxx-dig option and M2i.70xx connectors

16 (X4 to X19)
Requires one additional slot left of the main card's bracket, on "solder side" of the PCIe card
10 x SMB male (X4 to X13)
6 x SMB male (X14 to X19)
50 Ω
Capable of driving 50 Ω loads, maximum drive strength ±48 mA

<u>Clock</u>

Clock Modes	software programmable	internal PLL, external clock, external reference clock, sync
Internal clock range (PLL mode)	software programmable	see "Clock Limitations and Bandwidth" table below
Internal clock accuracy	after warm-up	$\leq \pm 1.0$ ppm (at time of calibration in production)
Internal clock aging		≤ ±0.5 ppm / year
PLL clock setup granularity (int. or ext. reference)		1 Hz
External reference clock range	software programmable	128 kHz up to 125 MHz
Direct external clock to internal clock delay	single card only	4.3 ns
Direct external clock range		see "Clock Limitations and Bandwidth" table below
Direct external clock minimum LOW/HIGH time		see "Clock Limitations and Bandwidth" table below
External clock type		Single level comparator
External clock input level		±5 V (5 kΩ), ±2.5 V (50 Ω),
External clock input impedance	software programmable	50 Ω / 5 kΩ
External clock over voltage protection		±20 V (5 kΩ), 5 Vrms (50 Ω)
External clock sensitivity (minimum required signal swing)		200 mVpp
External clock level	software programmable	±5 V in steps of 1mV
External clock edge		rising edge used
External reference clock input duty cycle		45% - 55%
Clock output electrical specification		Available via Multi Purpose output X0. Refer to "Multi Purpose I/O lines" section.
Synchronization clock multiplier "N" for different clocks on synchronized cards	software programmable	N being a multiplier (1, 2, 3, 4, 5, Max) of the card with the currently slowest sampling clock. The card maximum (see "Clock Limitations and Bandwidth" table below) must not be exceeded.
ABA mode clock divider for slow clock	software programmable	8 up to (64k - 8) in steps of 8
Channel to channel skew on one card		< 200 ps (typical)
Skew between star-hub synchronized cards		< 100 ps (typical)

Connectors

Analog Trigger Input		SMB male (one for each single-ended input/output) SMB male	Cable-Type: Cab-3f-xx-xx Cable-Type: Cab-3f-xx-xx
Clock Input		SMB male	Cable-Type: Cab-3f-xx-xx
Standard Multi Purpose I/O		MMCX female (4 lines)	Cable-Type: Cab-1m-xx-xx
Option M2p.xxxx-DigSMB	on extra bracket	SMB male	Cable-Type: Cab-3f-xx-xx
Option M2p.xxxx.DigFX2	on extra bracket	40-pole half pitch (Hirose FX2)	Cable-Type: Cab-d40-xx-xx

Connection Cycles

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers.
SMB connector
500 connection cycles
500 connection cycles

MMCX connector Hirose FX2 connector PCIe connector spectried connection cycles or use co 500 connection cycles 500 connection cycles 500 connection cycles 50 connection cycles

Environmental and Physical Details

-		
Dimension (Single Card) type M2p.65x3, M2p.65x8, M2p.654x or M2p.657x Dimension (all other single cards) Dimension (with -SH6tm or -SH16tm installed) Dimension (with -SH6tx or -SH16ex installed) Dimension (with -DigSMB or -DigFX2 installed) Weight (M2p.59xx, M2p.75xx series) Weight (M2p.65x0, M2p.65x1, M2p.65x6 series) Weight (M2p.65x3, 65x8, 654x, 657x series) Weight (M2p.65x3, 65x8, 654x, 657x series) Weight (Star-Hub Option -SH16ex, -SH16tm) Weight (Star-Hub Option -SH16ex, -SH16tm) Weight (Option -DigSMB) Weight (Option -DigFX2) Warm up time Operating temperature Storage temperature Humidity	8 channel AWG or High power AWG maximum maximum including 6 sync cables including 16 sync cables	L x H x W: 168 mm (½ PCle length) x 107 mm x 30 mm. Requires one additional slot right of the main card's bracket, on "component side" of the PCle card. L x H x W: 168 mm (½ PCle length) x 107 mm x 20 mm (single slot width) Extends W by 1 slot right of the main card's bracket, on "component side" of the PCle card. Extends L to 245 mm (¾ PCle length) at the back of the PCle card Extends W by 1 slot left of the main card's bracket, on "solder side" of the PCle card. 215 g 195 g 305 g 65 g 90 g 50 g 60 g 10 minutes 0 °C to 40 °C -10 °C to 70 °C
Dimension of packing	1 or 2 cards	470 mm x 250 mm x 130 cm
Volume weight of packing	1 or 2 cards	4 kg
reiene neigin er paeking		

PCI Express specific details

PCle slot type PCle slot compatibility (physical) PCle slot compatibility (electrical) Sustained streaming mode (Card+0-System: M2p.59xx or M2p.75xx) Sustained streaming mode (System+to-Card: M2p.65xx or M2p.75xx) x4, Generation 1 (Gen1) x4, x8, x16 x1, x2, x4, x8, x16 oith PCIe Gen1, Gen2, Gen3, Gen4 or Gen5 > 700 MB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCIe x4 Gen1) > 700 MB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCIe x4 Gen1)

Conformity Declaration	EN 17050-1:2010	General Requirements
EU Directives	2014/30/EU 2014/35/EU	EMC - Electromagnetic Compatibility LVD - Electrical equipment designed for use within certain voltage limits
	2014/33/EU 2011/65/EU 2006/1907/EC 2012/19/EU	RoHS - Restriction of the use of certain hazardous substances in electrical and electronic equipment REACH - Registration, Evaluation, Authorisation and Restriction of Chemicals WEEE - Waste from Electrical and Electronic Equipment
Compliance Standards	EN 61010-1: 2010 EN 61187:1994	Safety regulations for electrical measuring, control, regulating and laboratory devices - Part 1: General requirement Electrical and electronic measuring equipment - Documentation
	EN 61326-1:2021	Electrical equipment for measurement, control and laboratory use
	EN 61326-2-1:2021	EMC requirements - Part 1: General requirements
		EMC requirements - Part 2-1: Particular requirements - Test configurations, operational conditions and performance cri- teria for sensitive test and measurement equipment for EMC unprotected applications
	EN IEC 63000:2018	Technical documentation for the assessment of electrical and electronic products with respect to the restriction of haz- ardous substances
Product warranty	5 years starting with the	day of delivery
Software and firmware updates	Life-time, free of charge	

Power Consumption

	3.3V	12V	Total
M2p.59x0, 59x1, 59x2	0.1 A	1.1 A	13.6 W
M2p.59x3, 59x6, 59x8	0.1 A	1.5 A	18.4 W

<u>MTBF</u>

MTBF

100000 hours

Clock Limitations and Bandwidth

	M2p.591x, DN2.591-xx DN6.591-xx	M2p.592x, DN2.592-xx DN6.592-xx	M2p.593x DN2.593-xx DN6.593-xx DN2.803-xx DN2.813-xx	M2p.594x	M2p.596x DN2.596-xx DN6.596-xx DN2.806-xx DN2.816-xx
max internal clock (non-synchronized cards)	5 MS/s	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min internal clock (non-synchronized cards)	1 kS/s	1 kS/s	1 kS/s	1 kS/s	1 kS/s
max internal clock (cards synchronized via star-hub)	5 MS/s	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min internal clock (cards synchronized via star-hub)	128 kS/s	128 kS/s	128 kS/s	128 kS/s	128 kS/s
max direct external clock	5 MS/s	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min direct external clock	1 MS/s	1 MS/s	1 MS/s	1 MS/s	1 MS/s
min direct external clock LOW time	25 ns	25 ns	4 ns	4 ns	4 ns
min direct external clock HIGH time	25 ns	25 ns	4 ns	4 ns	4 ns
-3 dB analog input bandwidth	> 2.0 MHz	> 10 MHz	> 20 MHz	> 40 MHz	> 60 MHz
-3 dB analog input bandwidth, digital filter de-activated	> 2.5 MHz	n.a.	n.a.	n.a.	n.a.

RMS Noise Level (Zero Noise), typical figures

		M2p.591x, DN2.591-xx, DN6.591-xx digital filtering active									
Input Range	±200 mV	±500 mV	±l	±2 V	±5 V	±10 V					
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV					
50 Ω	<1.5 LSB <10 μV	<1.2 LSB <19 µV	<1.0 LSB <31 µV	<3.0 LSB <183 µV	<1.6 LSB <245 µV	<1.2 LSB <367 μV					
1 ΜΩ	<1.5 LSB $<10~\mu V$	<1.2 LSB <19 µV	<1.0 LSB <31 µV	<3.0 LSB <183 µV	<1.6 LSB <245 µV	<1.2 LSB <367 µV					
	Ш	1	M2p.592x, DN2.59	92-xx, DN6.592-x	x						
Input Range	±200 mV	±500 mV	±l	±2 V	±5 V	±10 V					
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV					
50 Ω	<4.0 LSB <25 μV	<2.6 LSB <40 μV	<2.1 LSB <65 μV	<4.3 LSB <263 μV	<2.6 LSB <397 μV	<2.1 LSB <641 μV					
1 ΜΩ	<4.5 LSB <28 μV	<3.0 LSB <46 µV	<2.5 LSB <107 µV	<4.5 LSB <275 μV	$<\!3.0 \text{ LSB} \qquad <\!458 \mu\text{V}$	<2.5 LSB <763 µV					
	Ш	M2p.593x, DN2.593-xx, DN6.593-xx, DN2.803-xx, DN2.813-xx									
Input Range	±200 mV	±500 mV	±l	±2 V	±5 V	±10 V					
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV					
50 Ω	<6.0 LSB <37 μV	<5.0 LSB <77 μV	<4.5 LSB <138 μV	<6.5 LSB <397 µV	<5.0 LSB <763 μV	<4.5 LSB <1.4 mV					
1 ΜΩ	<6.5 LSB <40 μV	<5.0 LSB <77 μV	$<\!4.5 \text{ LSB} \qquad <\!138 \mu\text{V}$	<6.5 LSB <397 μV	<5.0 LSB <763 μV	<4.5 LSB <1.4 mV					
	Ш		M2p.	.594x							
Input Range	±200 mV	±500 mV	±l	±2 V	±5 V	±10 V					
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV					
50 Ω	<7.0 LSB <43 µV	<5.5 LSB <85 µV	<4.5 LSB <138 µV	<7.5 LSB <458 µV	<5.5 LSB <840 µV	<4.5 LSB <1.4 mV					
1 ΜΩ	<7.5 LSB <46 μV	<5.8 LSB <89 µV	<4.5 LSB <138 µV	<7.7 LSB <470 μV	<5.8 LSB <886 µV	<4.5 LSB <1.4 mV					
	Ш	M2p.596x, DN	2.596-xx, DN6.59	96-xx, DN2.806-x	x. DN2.816-xx						
Input Range	±200 mV	±500 mV	±1	±2 V	±5 V	±10 V					
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV					
50 Ω	<9.0 LSB <55µV	<6.8 LSB <104 µV	<5.5 LSB <168 μV	<9.0 LSB <550 μV	<6.8 LSB <1.1 mV	<5.5 LSB <1.7 mV					
1 MΩ	<9.5 LSB <58µV	<7.1 LSB <109 μV	<5.5 LSB <168 μV	<9.5 LSB <580 μV	<7.1 LSB <1.1 mV	<5.5 LSB <1.7 mV					

Dynamic Parameters, typical figures

		M2p.591x, DN2.591-xx, DN6.591-xx digital filtering active								
Test - sampling rate				5 M	S/s					
Input Range	±200	D mV	±500	D mV	±l	V	±2 V			
Test Signal Frequency	20 kHz	1 MHz	20 kHz	1 MHz	20 kHz	1 MHz	20 kHz	1 MHz		
SNR (typ)	≥ 83.5 dB	≥ 82.8 dB	≥ 85.0 dB	≥ 84.9 dB	≥ 86.2 dB	≥ 85.7 dB	n.a.	n.a.		
THD (typ)	(≤ 84.4 dB)	≤ -93.5 dB	(≤ 86.3 dB)	\leq -93.1 dB	(≤ 86.9 dB)	\leq -91.8 dB	n.a.	n.a.		
SFDR (typ), excl. harm.	≥ 103.0 dB	$\geq 103.0 \text{ dB}$	\geq 104.0 dB	$\geq 107.0 \text{ dB}$	\geq 103.0 dB	\geq 107.0 dB	n.a.	n.a.		
ENOB (based on SNR)	≥ 13.6 LSB	\geq 13.4 LSB	\geq 13.8 LSB	\geq 13.8 LSB	\geq 14.0 LSB	\geq 13.9 LSB	n.a.	n.a.		
ENOB (based on SINAD)	≥ 13.1 LSB	\geq 13.4 LSB	\geq 13.4 LSB	\geq 13.7 LSB	\geq 13.6 LSB	$\geq 13.8 \ \text{LSB}$	n.a.	n.a.		

		M2p.591x, DN2.591-xx, DN6.591-xx digital filtering active								
Test - sampling rate	3 M	IS/s	1 M	IS/s	500	kS/s	200	kS/s		
Input Range	±200 mV	±1 V	±200 mV	±1V	±200 mV	±1 V	±200 mV	±1 V		
Test Signal Frequency	20	kHz	20 kHz		20	kHz	20 kHz			
Input bandwidth due to digital filter	1.2	MHz	400 kHz		200 klHz		80 kHz			
SNR (typ)	≥ 85.3 dB	≥ 86.6 dB	≥ 87.2 dB	≥ 89.1 dB	≥ 86.2 dB	≥ 89.7 dB	≥ 86.4 dB	≥ 89.4 dB		
THD (typ)	(≤ 88.9 dB)	(≤-88.5 dB)	(≤ 86.4 dB)	(≤-88.6 dB)	(≤ 86.9 dB)	(≤ -90.8 dB)	(≤ 89.7 dB)	(≤-93.8 dB)		
SFDR (typ), excl. harm.	≥ 103.1 dB	\geq 103.6 dB	\geq 102.8 dB	\geq 105.6 dB	$\geq 103.1 \text{ dB}$	$\geq 103.1 \text{ dB}$	$\geq 103.1 \text{ dB}$	≥ 103.5 dB		
ENOB (based on SNR)	\geq 13.9 LSB	\geq 14.1 LSB	$\geq 14.2 \text{ LSB}$	$\geq 14.5 \text{ LSB}$	\geq 14.0 LSB	\geq 14.6 LSB	\geq 14.1 LSB	\geq 14.6 LSB		
ENOB (based on SINAD)	\geq 13.5 LSB	\geq 13.7 LSB	\geq 13.6 LSB	\geq 14.0 LSB	\geq 13.6 LSB	$\geq 14.2 \; \text{LSB}$	\geq 13.8 LSB	$\geq 14.3 \text{ LSB}$		

(20 kHz measurements are missing the correct bandpass filter and therefore show a larger THD that is coming from the generator)

]]	M2p.592x, DN2.592-xx, DN6.592-xx								
Test - sampling rate		20 MS/s								
Input Range	±200 mV		±500) mV	±l	V	±2 V			
Test Signal Frequency	1 MHz	n.a.	1 MHz	n.a.	1 MHz	n.a.	1 MHz	n.a.		
SNR (typ)	≥77.2 dB	n.a.	≥79.8 dB	n.a.	≥ 81.0 dB	n.a.	≥75.0 dB	n.a.		
THD (typ)	≤ 92.5 dB	n.a.	≤-92.8 dB	n.a.	\leq -89.5 dB	n.a.	≤ -76.5 dB	n.a.		
SFDR (typ), excl. harm.	≥ 103.0 dB	n.a.	\geq 103.0 dB	n.a.	≥ 105.0 dB	n.a.	\geq 93.0 dB	n.a.		
ENOB (based on SNR)	≥ 12.5 LSB	n.a.	\geq 13.0 LSB	n.a.	\geq 13.2 LSB	n.a.	\geq 12.2 LSB	n.a.		
ENOB (based on SINAD)	$\geq 12.5 \text{ LSB}$	n.a.	$\geq 13.0 \ \text{LSB}$	n.a.	\geq 13.1 LSB	n.a.	\geq 11.8 LSB	n.a.		

		M2p.593x, DN2.593-xx, DN6.593-xx, DN2.803-xx, DN2.813-xx								
Test - sampling rate		40 MS/s								
Input Range	±200) mV	±500) mV	±	1	±2 V			
Test Signal Frequency	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz		
SNR (typ)	≥73.0 dB	≥72.6 dB	≥74.6 dB	\geq 74.4 dB	≥75.3 dB	≥75.3 dB	≥71.9 dB	≥71.8 dB		
THD (typ)	≤-87.8 dB	\leq -67.0 dB	≤ -89.0 dB	\leq -67.0 dB	≤ -86.1 dB	\leq -67.2 dB	≤ -79.0 dB	≤-67.2 dB		
SFDR (typ), excl. harm.	≥98.3 dB	\geq 96.5 dB	≥98.8 dB	\geq 99.5 dB	≥ 101.0 dB	$\geq 100.0 \text{ dB}$	≥ 81.7 dB	≥91.3 dB		
ENOB (based on SNR)	≥ 11.8 LSB	≥ 11.8 LSB	\geq 12.1 LSB	$\geq 12.0 \; \text{LSB}$	\geq 12.2 LSB	$\geq 12.2 \text{ LSB}$	\geq 11.7 LSB	≥ 11.6 LSB		
ENOB (based on SINAD)	\geq 11.8 LSB	$\geq 10.7 \; \text{LSB}$	\geq 12.1 LSB	$\geq 10.7 \ \text{LSB}$	$\geq 12.2 \ \text{LSB}$	$\geq 10.8 \ \text{LSB}$	\geq 11.6 LSB	$\geq 10.7 \text{ LSB}$		

		M2p.594x								
Test - sampling rate		80 MS/s								
Input Range	±200) mV	±500) mV	±	1	±2 V			
Test Signal Frequency	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz		
SNR (typ)	≥ 70.6 dB	≥70.5 dB	≥72.9 dB	≥72.8 dB	≥74.2 dB	≥74.2 dB	≥69.8 dB	≥ 69.8 dB		
THD (typ)	≤-87.3 dB	≤ -76.9 dB	≤-86.6 dB	\leq -76.3 dB	\leq -84.8 dB	\leq -70.1 dB	≤ -79.0 dB	≤-77.9 dB		
SFDR (typ), excl. harm.	≥ 97.5 dB	$\geq 105.0 \text{ dB}$	≥ 101.0 dB	$\geq 104.0 \text{ dB}$	≥ 100.0 dB	$\geq 100.0 \text{ dB}$	≥ 96.9 dB	≥ 96.6 dB		
ENOB (based on SNR)	≥ 11.4 LSB	≥ 11.4 LSB	≥ 11.8 LSB	≥ 11.8 LSB	\geq 12.0 LSB	\geq 12.0 LSB	$\geq 11.2 \text{ LSB}$	$\geq 11.2 \text{ LSB}$		
ENOB (based on SINAD)	≥ 11.4 LSB	$\geq 11.3 \ \text{LSB}$	\geq 11.8 LSB	$\geq 11.5 \ \text{LSB}$	\geq 12.0 LSB	\geq 11.1 LSB	\geq 11.2 LSB	$\geq 11.2 \text{ LSB}$		

		M2p.596x, DN2.596-xx, DN6.596-xx, DN2.806-xx, DN2.816-xx										
Test - sampling rate						125 /	MS/s					
Input Range		±200 mV			±500 mV			±1 V			±2 V	
Test Signal Frequency	1 MHz	10 MHz	40 MHz	1 MHz	10 MHz	40 MHz	1 MHz	10 MHz	40 MHz	1 MHz	10 MHz	40 MHz
SNR (typ)	≥ 68.1 dB	≥ 66.2 dB	≥ 65.5 dB	≥70.5 dB	≥ 69.9 dB	≥ 68.7 dB	≥73.3 dB	≥72.7 dB	≥71.5 dB	≥ 67.8 dB	≥ 65.8 dB	≥65.1 dB
THD (typ)	\leq -81.5 dB	\leq -74.5 dB	\leq -53.7 dB	\leq -82.5 dB	≤ -77.6 dB	\leq -55.3 dB	\leq -83.3 dB	\leq -68.9 dB	\leq -57.3 dB	\leq -78.0 dB	≤ -75.6 dB	\leq -53.7 dB
SFDR (typ), excl. harm.	\geq 95.0 dB	\geq 93.4 dB	\geq 92.3 dB	\geq 97.5 dB	\geq 96.8 dB	\geq 94.0 dB	\geq 98.5 dB	\geq 98.1 dB	\geq 96.4 dB	\geq 91.5 dB	\geq 89.0 dB	\geq 89.0 dB
ENOB (based on SNR)	\geq 11.0 LSB	$\geq 10.7 \; \text{LSB}$	$\geq 10.6 \text{ LSB}$	≥ 11.4 LSB	$\geq 11.3 \text{ LSB}$	$\geq 11.1 \text{ LSB}$	≥ 11.8 LSB	$\geq 11.8 \text{ LSB}$	\geq 11.6 LSB	≥ 11.0 LSB	$\geq 10.6 \text{ LSB}$	$\geq 10.5 \text{ LSB}$
ENOB (based on SINAD)	\geq 11.0 LSB	$\geq 10.6 \ \text{LSB}$	\ge 8.6 LSB	$\geq 11.4 \text{ LSB}$	\geq 11.1 LSB	$\ge 8.9 \text{ LSB}$	$\geq 11.7 \text{ LSB}$	$\geq 11.0 \ \text{LSB}$	$\geq 9.2 \ \text{LSB}$	$\geq 10.9 \; \text{LSB}$	$\geq 10.6 \ \text{LSB}$	\ge 8.6 LSB

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50 Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

Order Information

M2p Order Information

The card is delivered with 512 MSample on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python, Julia and a Base license of the oscilloscope software SBench 6 are included.

Adapter cables are not included. Please order separately!

PCI Express x4	Order no.	A/D Resolu	tion Standard	mem	Single	-Ended Inputs	Differential	Inputs	
•	M2p.5911-x4	16 Bit	512 MSa	mple 2	2 channels	5 MS/s	2 channels	5 MS/s	
	M2p.5912-x4	16 Bit	512 MSa		4 channels	5 MS/s		5 MS/s	
	M2p.5916-x4	16 Bit	512 MSa		4 channels	5 MS/s		5 MS/s	
	M2p.5913-x4	16 Bit	512 MSa	mple 8	8 channels	5 MS/s	4 channels	5 MS/s	
	M2p.5920-x4	16 Bit	512 MSa	- ·	1 channel	20 MS/s		20 MS/s	OEM only
	M2p.5921-x4	16 Bit	512 MSa		2 channels	20 MS/s		20 MS/s	,
	M2p.5922-x4	16 Bit	512 MSa		4 channels	20 MS/s		20 MS/s	
	M2p.5926-x4	16 Bit	512 MSa		4 channels	20 MS/s		20 MS/s	
	M2p.5923-x4	16 Bit	512 MSa		8 channels	20 MS/s	4 channels	20 MS/s	
	M2p.5930-x4	16 Bit	512 MSa		1 channel	40 MS/s		40 MS/s	OEM only
	M2p.5931-x4	16 Bit	512 MSa	mple 2	2 channels	40 MS/s	2 channels	40 MS/s	,
	M2p.5932-x4	16 Bit	512 MSa	mple 4	4 channels	40 MS/s	2 channels	40 MS/s	
	M2p.5936-x4	16 Bit	512 MSa	mple 4	4 channels	40 MS/s	4 channels	40 MS/s	
	M2p.5933-x4	16 Bit	512 MSa	mple 8	8 channels	40 MS/s	4 channels	40 MS/s	
	M2p.5940-x4	16 Bit	512 MSa		1 channel	80 MS/s		80 MS/s	
	M2p.5941-x4	16 Bit	512 MSa	mple 2	2 channels	80 MS/s	2 channels	80 MS/s	
	M2p.5942-x4	16 Bit	512 MSa		4 channels	80 MS/s		80 MS/s	
	M2p.5946-x4	16 Bit	512 MSa		4 channels	80 MS/s		80 MS/s	
	M2p.5943-x4	16 Bit	512 MSa		8 channels	80 MS/s		80 MS/s	
	M2p.5960-x4	16 Bit	512 MSa		1 channel	125 MS/s		125 MS/s	
	M2p.5961-x4	16 Bit	512 MSa		2 channels	125 MS/s	2 channels	125 MS/s	
	M2p.5962-x4	16 Bit	512 MSa		4 channels	125 MS/s		125 MS/s	
	M2p.5966-x4	16 Bit	512 MSa	· · · · ·	4 channels	125 MS/s	4 channels	125 MS/s	
	M2p.5968-x4	16 Bit	512 MSa		4 channels	125 MS/s		125 MS/s	
					8 channels	80 MS/s			
<u>Options</u>	Order no.	Option							
	M2p.xxxx-SH6ex ⁽¹⁾	Synchroniza	tion Star-Hub for	up to 6	cards incl.	cables, only one slo	t width, card length	n 245 mm	
	M2p.xxxx-SH6tm ⁽¹⁾	Synchroniza	tion Star-Hub for	up to 6	cards incl.	cables, two slots wi	dth, standard card	length	
	M2p.xxxx-SH16ex ⁽¹⁾	Synchroniza	tion Star-Hub for	up to 16	6 cards incl	. cables, only one s	lot width, card leng	jth 245 mm	
	M2p.xxxx-SH16tm ⁽¹⁾	Synchroniza	tion Star-Hub for	up to 16	6 cards incl	. cables, two slots v	vidth, standard card	d length	
	M2p.xxxx-DigFX2	16 addition	al multi-purpose I/	/O lines	on separat	e slot bracket, FX2 o	connector (incl. Cat	o-d40-idc-100)	
	M2p.xxxx-DigSMB	16 addition	al multi-purpose I,	/O lines,	, 10 on se	parate slot bracket,	6 internal connecto	ors	
	M2p-upgrade	Upgrade for	M2p.xxxx: Later	r installat	ion of optic	ons Star-Hub or Dig.			
Firmware Options	Order no.	Option							
	M2p.xxxx-PulseGen		ption: adds 4 free t (later installation			ligital pulse genera ade available)	tors that use the XIC	D lines X0 to	
~ ·			·	,	10	,			
<u>Services</u>	Order no.								
	Recal	Recalibration	n at Spectrum inc	:l. calibro	ation protoc	ol			
<u>Cables</u>		C	order no.						
<u></u>	for Connections		BNC male		C female	to SMA male	to SMA female	to SMB female	
	Analog/Clock/Trig/Dig		ab-3f-9m-80	Cab-3f		Cab-3f-3mA-80	Cab-3f-3fA-80	Cab-3f-3f-80	
	Analog/Clock/Trig/Dig		ab-3f-9m-200		-9f-200	Cab-3f-3mA-200	Cab-3f-3fA-200	Cab-3f-3f-200	
	Probes (short)	5 cm	00-01-711-200	Cab-3f-		Cub-51-5117-200	Cub-51-51A-200	Cub-51-51-200	
	Clk-Out/Trig-Out/Extra		ab-1 m-9m-80	Cab-1n		Cab-1m-3mA-80	Cab-1m-3fA-80	Cab-1m-3f-80	
	Clk-Out/Trig-Out/Extra		ab-1m-9m-200		n-9f200	Cab-1m-3mA-	Cab-1m-3fA-200		
	Information	The standard	d adapter cables	are base	ed on RG17	200 74 cables and have	a nominal attenuat	tion of 0.3 dB/m at	100 MHz
			2x20 pole IDC						100 // 12.
	M2p.xxxx-DigFX2		ab-d40-idc-100)			
Amplifiers	Order no.	Bandwidth	Connection		Input Impe	dance Coupling	Amplification		
• -	SPA.1412 (2)	200 MHz	BNC		1 MOhm	AC/DC	x10/x100 (2	0/40 dB)	
	SPA.1411 ⁽²⁾	200 MHz	BNC		50 Ohm	AC/DC	×10/×100 (2		
	SPA.1232 ⁽²⁾	10 MHz	BNC		1 MOhm	AC/DC	x100/x1000		
	SPA.1231 ⁽²⁾	10 MHz	BNC		50 Ohm	AC/DC	x100/x1000	• • •	
	Information			channel				out, manually adjust	able offset, man-
		ually switche	able settings. An e	external	power supp		VAC is included. Ple	ease be sure to orde	

Software SBench6	Order no.	
	SBenchó	Base version included in delivery. Supports standard mode for one card.
	SBench6-Pro	Professional version for one card: FIFO mode, export/import, calculation functions
	SBench6-Multi	Option multiple cards: Needs SBench6-Pro. Handles multiple synchronized cards in one system.
	Volume Licenses	Please ask Spectrum for details.
Software Options	Order no.	
	SPc-RServer	Remote Server Software Package - LAN remote access for M2i/M3i/M4i/M4x/M2p/M5i cards
	SPc-SCAPP	Spectrum's CUDA Access for Parallel Processing - SDK for direct data transfer between Spectrum card and CUDA GPU. Includes RDMA activation and examples.

Hardware Installation

ESD Precautions

All Spectrum boards contain electronic components that can be damaged by electrostatic discharge (ESD).

Before installing the board in your system or protective conductive packaging, discharge yourself by touching a grounded bare metal surface or approved anti-static mat before picking up this ESD sensitive product.

Sources of noise

Noise sensitive analog devices, such as analog acquisition and generator boards should be placed physically as far away from any noise producing source (like e.g. the power supply) as possible. It should especially be avoided to place the board in the slot directly adjacent to another fast board like e.g. a graphics controller.

Cooling Precautions

The boards of the M2p.xxxx-x4 series operate with components having very high power consumption at high speeds. For this reason it is absolutely required to cool the boards sufficiently.

For all M2p cards it is absolutely mandatory to have installed cooling fans specifically providing a stream of air across the board's surface.

- Make absolutely sure, that the on-board heat sink on the M2p card is not blocked by PC internal cabling or any other means.
- Ensure that there is plenty of space around the PC chassis fan's intake and exhaust vents, both inside and outside the chassis.
- If your chassis includes fan filters, make sure that these are regularly cleaned.
- Set the rotation speed for all chassis fans and especially those providing air for the PCIe cards to highest setting in the BIOS/UEFI.
- Whenever possible leave the slot adjacent to the M2p card empty. This allows for best possible air flow over the card's surface.
- If you do need to to use any adjacent slots, preferably install cards, that grant the most clearance between the devices, such as low-profile adapters.
- If available install filler panels with ventilation holes for all unused PCI or PCI Express slots to allow for additional air flow for the M2p cards and serve as an additional outtake.

For all M2p cards requiring an additional slot for its heat-sink, the supplied ventilation PCIe bracket must be installed for the slot used by the heat-sink, to allow for proper air move over the heat-sink and out of the PC chassis.

Connector Handling Precautions

The connectors used on this product are designed for high signal quality and good shielding. Due to the limited space on the front-panel they have to be as small as possible to fit the needed signal connections on the front panel. Therefore these connectors are vulunable to mechanical damages when used not properly. Especially SMB and MMCX connctors may be broken when not operated correctly.

Always dismount the connections by operating the connector itself and not the cable. Always move the cable connector in a straight line from the board connector. Do not cant the connector when opening the connection. A broken connector can only be replaced in factory and is not covered by warranty.



M2p PCIe Cards

System Requirements

All Spectrum M2p.xxxx-x4 instrumentation cards are compliant to the PCI Express 1.0 standard and require in general one free 1/2 length PCI Express slot. This can mechanically either be a x4, x8 or x16 slot, electrically all lane widths are supported, be it x1, x4, x8 or x16. Some older x16 PCI eslots are for the use of graphic cards only and can not be used for other cards.

Installing the M2p board in the system

Please be sure that the system is powered-down and all power cables are disconnected from the system before starting with the installation process.

Installing a single board without any options

Before installing the board you first need to unscrew and remove the dedicated blind-bracket usually mounted to cover unused slots of your PC. Please keep the screw in reach to fasten your Spectrum card afterwards. All Spectrum M2p cards mechanically require one PCI Express x4, x8 or x16 slot (electrically either x1, x4, x8 or x16). Now insert the board slowly into your computer. This is done best with one hand each at both fronts of the board. After the insertion of the board fasten the screw of the bracket carefully, without overdoing.

Please take special care to not bend the card in any direction while inserting it into the system. A bending of the card may damage the PCB totally and is not covered by the standard warranty.

Please be very careful when inserting the board in the slot, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high pressure.



Installing the M2p.xxxx-x4 PCI Express card in a PCIe x4, x8 or x16 slot





Image 12: Installing M2p card into the slot



Additional notes on the M2p cards PCIe x16 slot retention

All M2p-xxx-x4 cards do have an additional PCIe retention hook (hockey stick) added to the PCB.

That allows the card to be additionally locked when being installed into a PCIe x16 slot.




Image 13: Location of the M2p PCIe retention hook

When installing the card in a x16

slot, make sure that the locking mechanism of the slots properly lock in place with the retention hook.

In the case that there are any components on the mainboard in the way of the retention hook when installing the card in an x4 or x8 slot, you can remove the hook by carefully breaking it off at its perforation line.

Additional notes for M2p main cards with heat-sink requiring two slots

Some M2p cards are equipped with a heat-sink, that requires one additional slot space into the slot right of the main card's bracket, on "component side" of the main PCIe card

With these cards, an additional ventilation bracket is delivered with the card, that must be mounted for that paricular slot, to ensure that there is sufficient air-flow over the card's heat-sink and out of the system.



Simply replace the existing blind-bracket usually mounted to cover unused slots of your PC with the supplied bracket.

Installing a board with digital inputs/outputs mounted on an extra bracket

Before installing the board you first need to unscrew and remove the dedicated blind-bracket usually mounted to cover unused slots of your PC. Please keep the screw in reach to fasten your Spectrum card afterwards. All Spectrum M2p cards mechanically require one PCI Express x4, x8 or x16 slot (electrically either x1, x4, x8 or x16). Now insert the board with it's attached extra bracket slowly into your computer. This is done best with one hand each at both fronts of the board.

Please take special care to not bend the card in any direction while inserting it into the system. A bending of the card may damage the PCB totally and is not covered by the standard warranty.

Please be very carefully when inserting the board in the PCI slot, as most of the mainboards are mounted with spacers and therefore might be damaged they are exposed to high pressure.



101010

After the board's insertion fasten the screws of both brackets carefully, without overdoing. The figure shows an example of a board with two installed front-end modules and the option -DigFX2. The same procedure applies for option -DigSMB.




Image 14: Installation of a M2p card with installed digital option in the PCIe slot

Installing multiple boards synchronized by star-hub option

Hooking up the boards

Before mounting several synchronized boards for a multi channel system into the PC you can hook up the cards with their synchronization cables first. If there is enough space in your computer's case (e.g. a big tower case) you can also mount the boards first and hook them up afterwards. Spectrum ships the card carrying the star-hub option together with the needed amount of synchronization cables. All of them are matched to the same length, to achieve a zero clock delay between the cards.

Only use the included flat ribbon cables.

All of the cards, **including the one that carries the starhub piggy-back module**, must be wired to the star-hub as the figure is showing as an example for four synchronized boards.

It does not matter which of the available connectors on the starhub module you use for which board. The software driver will detect the types and order of the synchronized boards automatically.

All of the synchronization cables are secured against wrong plugging, but nonetheless you should take care to have the pin 1 markers on the connector and on the cable on the same side, as the figure on the right is showing.

Mounting the wired boards

Before installing the cards you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC. Please keep the screws in reach to fasten your Spectrum cards afterwards.

Spectrum M2p cards with the option "M2p.xxxx-SH6tm" or "M2p.xxxx-SH16tm" installed require two slots with ½ PCle length, whilst M2p cards with the option "M2p.xxxx-SH6ex" or "M2p.xxxx-SH16ex" installed require one single ¾ PCle length PCle slot.

Now insert the cards slowly into your computer. This is done best with one hand each at both fronts of the board.

While inserting the board take care not to tilt the retainer in the track. Please take especial care to not bend the card in any direction while inserting it in the system. A bending of the card may damage the PCB totally and is not covered by the standard warranty.

Please be very careful when inserting the cards in the slots, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high pressure.

Shipment of systems with Spectrum cards installed

When shipping complete systems with Spectrum cards installed make sure that the cards are properly secured and cannot bent while being transported. When using freight forwarders, the transport and handling processes can be quite rough potentially subjecting the shopped PC system to quite large shocks. If the installed spectrum cards are not well mounted, secured correctly at the front and - if applicable for your model - back of the card, it's possible that they can bend when subjected to strong forces, such when a shipment container is dropped.

If damage occurs during a transport, we do not consider this to be covered by the warranty.

To avoid this we strongly recommend that when shipping these systems, customers either:

- Install the cards securely with separate protection so they cannot bend, or
- Remove the cards and ship them separately in their original shipping boxes (or similar packaging)

Please note that a sole fixing of the card at the front panel may not be sufficient to avoid damages in case of a mechanical shock!




Image 15: Installation of M2p Star-Hub synchronization cables




Image 16: Star-Hub connector pin-1 marker

Software Driver Installation and Driver Update

Before using the board, a driver must be installed that matches the operating system. Later on the same principles for the initial installation also apply, when updating an existing driver on the system to a newer version.

Since driver V3.33 (released on install-disk V3.48 in August 2017) the installation is done via an installer executable rather than manually via the Windows Device Manager. The steps for manually installing a card has since been moved to a separate application note "AN008 - Legacy Windows Driver Installation".

This new installer is common on all currently supported Windows platforms (Windows 7, Windows 8, Windows 10 and Windows 11) both 32bit and 64bit. The driver from the USB-Stick supports all cards of the M2i/M3i, M4i/M4x, M2p and M5i series, meaning that you can use the same driver for all cards of these families. This driver installer is also available from the Spectrum homepage under https://spectrum-instrumentation.com/support/downloads.php

Windows

Before initial installation

When you install a card for the very first time, Windows will discover the new hardware and might try to search the Microsoft Website for available matching driver modules (where no matching driver will be found).

Prior to running the Spectrum installer, the card will hence appear in the Windows device manager as a generalized card, shown here is the device manager of a Windows 10 as an example.

- M2i and M3i cards will be shown as "DPIO module"
- M5i, M4i, M4x and M2p cards will be shown as "PCI Data Acquisition and Signal Processing Controller"




Image 17: Windows Device Manager showing a new Spectrum card

Running the driver Installer/Update

Simply run the installer supplied either on the USB-Stick "\Driver\windows" folder or download it from our homepage and run it.

The installer can be run on a fresh system for the first install or also later on, when updating an already existing driver on the system.



Image 18: Spectrum Driver Installer Welcome Screen





Image 19: Spectrum Driver Installer - Progress





After installation

After running the Spectrum driver installer, the card will appear in the Windows device manager with its name matching the card series.

The card is now ready to be used with the new or updated driver.




Image 21: Windows Device Manager showing properly installed Spectrum card

<u>Linux</u>

Overview

The Spectrum M2i/M3i/M4i/M4x/M2p/M5i cards and digitizerNETBOX/generatorNETBOX or hybridNETBOX products are delivered with Linux drivers suitable for Linux installations based on kernel 2.6, 3.x, 4.x or 5.x, single processor (non-SMP) and SMP systems, 32 bit and 64 bit systems. As each Linux distribution contains different kernel versions and different system setup it is in nearly every case necessary, to have a directly matching kernel driver for card level products to run it on a specific system. For digitizerNETBOX/generatorNETBOX or hybridNETBOX products the library is sufficient and no kernel driver has to be installed.

Spectrum delivers pre-compiled kernel driver modules for a number of common distributions with the cards. You may try to use one of these kernel modules for different distributions which have a similar kernel version. Unfortunately this won't work in most cases as most Linux system refuse to load a driver which is not exactly matching. In this case it is possible to get the kernel driver sources from Spectrum. Please contact your local sales representative to get more details on this procedure.

The Standard delivery contains the pre-compiled kernel driver modules for the most popular Linux distributions, like Suse, Debian, Fedora and Ubuntu. The list with all pre-compiled and readily supported distributions and their respective kernel version can be found under: https://spectrum-instrumentation.com/support/knowledgebase/software/Supported Linux Distributions.php or via the shown QR code.

The Linux drivers have been tested with all above mentioned distributions by Spectrum. Each of these distributions has been installed with the default setup using no kernel updates. A lot more different distributions are used by customers with self compiled kernel driver modules.

Driver Installation with Installation Script

The driver is delivered as installable kernel modules together with libraries to access the kernel driver. The installation script will help you with the installation of the kernel module and the library.

This installation is only needed if you are operating real locally installed cards. For software emulated demo cards, remotely installed cards or for digitizerNETBOX/generatorNETBOX/hybridNETBOX products it is only necessary to install the libraries without a kernel as explained further below.

Login as root

It is necessary to have the root rights for installing a driver.

Call the install.sh <install path> script

This script will try to use the package management of the system to install the kernel module and user-space driver library packages:

- the kernel driver package is called "spcm" (M2i, M3i) or "spcm4" (M4i, M4x, M2p, M5i)
- the driver library package is called "libspcm_linux"

<u>Udev support</u>

Once the driver is loaded it automatically generates the device nodes under /dev. The cards are automatically named to /dev/spcm0, /dev/spcm1,...

You may use all the standard naming and rules that are available with udev.

Start the driver

The kernel driver should be loaded automatically when the system boots. If you need to load the kernel driver manually use the "modprobe" command (as root or using sudo):

For M2i and M3i cards:

modprobe spcm

For M5i, M4i, M4x and M2p cards:

modprobe spcm4

<u>Get first driver info</u>

After the driver has been loaded successfully some information about the installed boards can be found in the matching /proc/ file as shown below. Some basic information from the on-board EEProm is listed for every card.





For M2i and M3i cards:

cat /proc/spcm cards

For M5i, M4i, M4x and M2p cards:

cat /proc/spcm4_cards

Stop the driver

You can unload the kernel driver using the "modprobe -r" command (as root or using sudo):

For M2i and M3i cards:

modprobe -r spcm

For M5i, M4i, M4x and M2p cards:

modprobe -r spcm4

Standard Driver Update

A driver update is done with the same commands as shown above. Please make sure that the driver has been stopped before updating it. To stop the driver you may use the proper "modprobe -r" command as shown above.

Compilation of kernel driver sources (optional and local cards only)

The driver sources are only available for existing customers upon special request. Please send an email to Support@spec.de to receive the kernel driver sources. The driver sources are not part of the standard delivery. The driver source package contains only the sources of the kernel module, not the sources of the library.

Please do the following steps for compilation and installation of the kernel driver module:

Login as root

It is necessary to have the root rights for installing a driver.

Call the compile script

The compile script depends on the type of card that you have installed:

- for M2i and M3i cards: make_spcm_linux_kerneldrv.sh
- for M5i, M4i, M4x and M2p cards: make_spcm4_linux_kerneldrv.sh

This script will examine the type of system you use and compile the kernel with the correct settings. The compilation of the kernel driver modules requires the kernel sources of the running kernel. These are normally available as a package with a name like kernel-devel, kernel-dev, kernel-source and need to match the running kernel.

The compiled driver module will be copied to the module directory of the kernel (/lib/modules/(uname -r)/kernel/drivers/), and will be loaded automatically at the next boot. To load or unload the kernel driver module manually use the modprobe command as explained above in "Start the driver" and "Stop the driver".

Update of a self compiled kernel driver

If the kernel driver has changed, one simply has to perform the same steps as shown above and recompile the kernel driver module. However the kernel driver module isn't changed very often.

Normally an update only needs new libraries. To update the libraries only you can either download the full Linux driver (spcm_linux_drv_v123b4567) and only use the libraries out of this or one downloads the library package which is much smaller and doesn't contain the pre-compiled kernel driver module (spcm_linux_lib_v123b4567).

The update is done with a dedicated script which only updates the library file. This script is present in both driver archives:

sh install_libonly.sh

Installing the library only without a kernel (for remote devices)

The kernel driver module only contains the basic hardware functions that are necessary to access locally installed card level products. The main part of the driver is located inside a dynamically loadable library that is delivered with the driver. This library is available in two different versions:

- spcm_linux_32bit_stdc++6.so supporting libstdc++.so.6 on 32 bit systems
- spcm_linux_64bit_stdc++6.so supporting libstdc++.so.6 on 64 bit systems

The matching version is installed automatically in the "/usr/lib" or "/usr/lib64/" or "/usr/lib/x86_64-linux-gnu" directory (depending on your Linux distribution) by the kernel driver install script for card level products. The library is renamed for easy access to libspcm_linux.so.

For digitizerNETBOX/generatorNETBOX/hybridNETBOX products and also for evaluating or using only the software simulated demo cards the library is installed with a separate install script:

sh install_libonly.sh

To access the driver library one must include the library in the compilation:

gcc -o test_prg -lspcm_linux test.cpp

To start programming the cards under Linux please use the standard C/C++ examples which are all running under Linux and Windows.

Installation from Spectrum Repository

The driver library, Spectrum Control Center and SBench6 can be easily installed and updated from our online repositories. Adding the repository to the system and installing software differs depending on the package format used by the Linux distribution.

DEB based distributions (like Debian, Ubuntu and derived distributions)

Execute the following commands to get the Spectrum repository key and convert it for local use:

wget http://spectrum-instrumentation.com/dl/repo-key.asc gpg --dearmor -o repo-key.gpg repo-key.asc cp repo-key.gpg /etc/apt/spectrum-instrumentation.gpg

To add the repository create a new file /etc/apt/sources.list.d/spectrum-instrumentation.list with this content. Please note that there is a mandatory blank between URL and "./":

deb [signed-by=/etc/apt/spectrum-instrumentation.gpg] http://spectrum-instrumentation.com/dl/ ./

Alternatively this line can be added to /etc/apt/sources.list

Then run

sudo apt update

to update the repository information.

To install the software (e.g. SBench6) run

sudo apt install sbench6

An overview of DEB based distributions can be found here: https://en.wikipedia.org/wiki/Category:Debian-based_distributions

<u>RPM based distributions</u>

On distributions using Zypper (such as openSUSE, SLES, ...) to add the repository run:

sudo zypper ar --repo http://spectrum-instrumentation.com/dl/spectrum_instrumentation.repo

The repository information will be updated automatically.

To install the software (e.g. SBench6) run

sudo zypper install SBench6

On distributions using DNF (such as Fedora, CentOS Stream, RHEL, ...) to add the repository run

sudo dnf config-manager --add-repo http://spectrum-instrumentation.com/dl/spectrum instrumentation.repo

The repository information will be updated automatically.

To install the software (e.g. SBench6) run

sudo dnf install SBench6

An overview of RPM based distributions can be found here: https://en.wikipedia.org/wiki/Category:RPM-based_Linux_distributions

Control Center

The Spectrum Control Center is also available for Linux and needs to be installed separately. The features of the Control Center are described in a later chapter in deeper detail. The Control Center has been tested under all Linux distributions for which Spectrum delivers pre-compiled kernel modules. The following packages need to be installed to run the Control Center:

- X-Server
- expat
- freetype
- fontconfig
- libpng
- libspcm_linux (the Spectrum Linux driver library)

Installation

Use the supplied packages in either *.deb or *.rpm format found in the driver section of the USB stick by double clicking the package file root rights from a X-Windows window.

The Control Center is installed under KDE, Gnome or Unity in the system/system tools section. It may be located directly in this menu or under a "More Programs" menu. The final location depends on the used Linux distribution. The program itself is installed as /usr/bin/spcmcontrol and may be started directly from here.

tails Information Demo cards Remote C DN2.465-08 sr 01234 HW Version 7 HW Version 7 Production Date Week1 of 2013 Installed Nettox Feature Custom 0 Memote M2!.4552-Esp sr.00665 handle name TCPIP(1)::192.168.169.20::inst0: max Sampling Rat 3.00 M5/s Quarz 1 24.000 MHz Quarz 2 not installed Production Date Week 20 (2012	rd rd ard
✓ DN2.465-08 sn 01234 ✓ DN2.465-08 sn 01234 ✓ MV Version 7 ✓ PV Version 40 ✓ Production Date Week 1 of 2013 ✓ Installed Netbox Featur	ard
	ard
- FW Version 40 - Production Date Week 1 of 2013 - Installed Netbox Featur	ard
Production Date Week 1 of 2013 Production Date Week 1 of 2013 Installed Vetbox Feature0000004 Custom 0 Remote X214052-2xp sti 00505 handle name TCPIP(1):192.168.169.20:inst0: -on-back Memory 1024 MMbyte max Sampling Rate 3.00 MK/s -Quarz 1 24.000 MHz -Quarz 2 not installed Calibration	
Tristalled Vetbox Featur 0000004 Updates Firmware Upgn Andre M21.452-5xp sn 00665 Firmware Upgn Andre Anne TCPP(1):192.168.169.20:inst0 On-board Memory 1024 MByte max Sampling Rate 3.00 M5/s Quart 1 24.000 MHz Quart 2 not installed Calibration	
Custom 0 Updates Firmware Upgr handle name TCP[P[1]:192.168.169.20:inst0 on-board Memory 1024 MByte max Sampling Rate 3.00 M5/s -Quarz 1 24.000 MHz -Quarz 2 not installed Calibration	ade
Construction Construction Remote W21463245/pp sn 00665 Firmware Upgr. - handle name TCPIP(1):192.168.169.20:inst0 - on-board Memory 1024 MByte - max Sampling Rate 3.00 MS/s - Quarz 1 2.4000 MHz - Quarz 2 not installed	ade
- handle name TCPIP(1)::192.168.169.20::inst0: - on-board Memory 1024 MByte - max Sampling Rate 3.00 MS/s - Quarz 2 - quarz 2 not installed	ade
- on-board Memory 1024 MByte Install SW Licer max Sampling Rate 3.00 MS/s Install Featur - Quarz 1 24.000 MHz - Quarz 2 not installed Calibration	
max Sampling Rate 3.00 MS/s Quarz 1 24.000 MHz Quarz 2 not installed Calibration	
Quarz 1 24.000 MHz Quarz 2 not installed Calibration	
Quarz 1 24.000 MHz Quarz 2 not installed	
Calibration	
Installed Card Featu 0000818b Calibration	
Installed Extended none (0) Version Base Card 91.24	
Modules 2	oring
Channels 8 Transfer Speed	Test
> Ext Trig 0 Features 00000017	
> Ext Fing 0 Peatures 0000017 Memory Test	t
> Timestamp Features 00011707 Identification	
> Firmware versions	
>- Module Information Monitor	
>- Software License	
 Physical Location Netbox / Remote S 	5erver
- IP 192.168.169.20 Netbox Discove	en/
VISA TCPIP[1]::192.168.169.20::inst0:	ci y
Add Netbox man	ually
Update cached d	card
Delete cached o	ard

Image 22: Device Manager showing a new Spectrum card

Manual Installation

To manually install the Control Center, first extract the files from the rpm matching your distribution:



You get the directory structure and the files contained in the rpm package. Copy the binary spemcontrol to /usr/bin. Copy the .desktop file to /usr/share/applications. Run Ideonfig to update your systems library cache. Finally you can run spemcontrol.

Troubleshooting

If you get a message like the following after starting spcmcontrol:

spcm_control: error while loading shared libraries: libz.so.1: cannot open shared object file: No such file
or directory

Run Idd spcm_control in the directory where spcm_control resides to see the dependencies of the program. The output may look like this:

```
libXext.so.6 => /usr/X11R6/lib/libXext.so.6 (0x4019e000)
libX11.so.6 => /usr/X11R6/lib/libX11.so.6 (0x401ad000)
libz.so.1 => not found
libdl.so.2 => /lib/libdl.so.2 (0x402ba000)
libpthread.so.0 => /lib/tls/libpthread.so.0 (0x402be000)
libstdc++.so.6 => /usr/lib/libstdc++.so.6 (0x402d000)
```

As seen in the output, one of the libraries isn't found inside the library cache of the system. Be sure that this library has been properly installed. You may then run ldconfig. If this still doesn't help please add the library path to /etc/ld.so.conf and run ldconfig again.

If the libspcm_linux.so is quoted as missing please make sure that you have installed the card driver properly before. If any other library is stated as missing please install the matching package of your distribution.

<u>Software</u>

This chapter gives you an overview about the structure of the drivers and the software, where to find and how to use the examples. It shows in detail, how the drivers are included using different programming languages and deals with the differences when calling the driver functions from them.

This manual only shows the use of the standard driver API. For further information on programming drivers for third-party software like LabVIEW, MATLAB, IVI or SCAPP an additional manual is required that is available on the USB stick or by download from our homepage.

Software Overview




Image 23: Spectrum Kernel Driver, API Library and Software structure

The Spectrum drivers offer you a common and fast API for using all of the board hardware features. This API is the same on all supported operating systems. Based on this API one can write own programs using any programming language that can access the driver API. This manual describes in detail the driver API, providing you with the necessary information to write your own programs. The drivers for third-party products like LabVIEW or MATLAB, IVI or SCAPP are also based on this API. The special functionality of these

drivers is not subject of this document and is described with separate manuals available on the USB stick or on the website.

Card Control Center

A special Card Control Center is available on the USB stick and from the internet for all Spectrum M2i/M3i/M4i/M4x/M2p/M5i cards and for all digitizerNETBOX, generatorNETBOX or hybridNETBOX products. Windows users find the Control Center installer on the USB stick under "Install/win/spcmcontrol_install.exe".

Linux users find the versions for the different stdc++ libraries under /Install/linux/spcm_control_center/ as RPM packages.

When using a digitizerNETBOX/generatorNETBOX/hybridNETBOX the Card Control Center installers for Windows and Linux are also directly available from the integrated webserver.

The Control Center under Windows and Linux is available as an executive program. Under Windows it is also linked as a system control and can be accessed directly



from the Windows control panel. Under Linux it is also available from the KDE Sys- Image 24: Spectrum Control Center Installer

tem Settings, the Gnome or Unity Control Center. The different functions of the Spectrum Card Control Center are explained in detail in the following passages.

N.

To install the Spectrum Control Center you will need to be logged in with administrator rights for your operating system. On all Windows versions, starting with Windows Vista, installations with enabled UAC will ask you to start the installer with administrative rights (run as administrator).

Discovery of Remote Cards, digitizerNETBOX/generatorNETBOX/hybridNETBOX products

The Discovery function helps you to find and identify the Spectrum LXI instruments like digitizerNETBOX, generatorNETBOX or hybridNETBOX available to your computer on the network. The Discovery function will also locate Spectrum card products handled by an installed Spectrum Remote Server somewhere on the network. The function is not needed if you only have locally installed cards.

Please note that only remote products are found that are currently not used by another program. Therefore in a bigger network the number of Spectrum products found may vary depending on the current usage of the products.

Execute the Discovery function by pressing the "Discovery" button. There is no progress window shown. After the discovery function has been executed the remotely found Spectrum products are listed under the node Remote as separate card level products. Inhere you find all hardware information as shown in the next topic and also the needed VISA resource string to access the remote card.

Please note that these information is also stored on your system and allows Spectrum software like SBench 6 to access the cards directly once found with the Discovery function.

After closing the control center and re-opening it the previously found remote products are shown with the prefix cached, only showing the card type and the serial number. This is the stored information that allows other Spectrum products to access previously found cards. Using the "Update cached cards" button will try to re-open these cards and gather information of it. Afterwards the remote cards may disappear if they're in use from somewhere else or the complete information of the remote products is shown again.

ard Device Mapping Support Ab	out / Versions	
Details	Information	Demo cards
✓ Local ▷ M4i,2234-x8	sn 00001	Add Democard
A Remote		Edit Democard
DN2.465-08	sn 01234	garesenadara
HW Version	7	Delete Democard
FW Version	40	
Production Date	Week 1 of 2013	Updates
Installed Netbox Features Custom	00000004	Eirmware Upgrade
 Remote M2i.4652-Exp handle name 	sn 00665 TCPIP[0]::192.168.169.20::inst0::INSTR	Install <u>S</u> W License
on-board Memory	1024 MByte	Install Feature
max Sampling Rate Quarz 1	3.00 MS/s 24.000 MHz	Calibration
Quarz 2	not installed	
Production Date	Week 42 of 2012	Calibration
Installed Card Features	0000818b	
Installed Extended Card	none (0)	Tests and Monitoring
Version Base Card	91.24	Transfer Speed Test
Modules	2	Transfer opeeu rest
Channels	8	Memory Test
Ext Trig 0 Features	00000017	
Ext Clock 0 Features	0000017	Identification
 Timestamp Features Firmware versions 	00011707	Monitor
 Module Information Software License 		Netbox / Remote Server
Physical Location		Netbox Discovery
IP	192.168.169.20	The work of secored y
VISA	TCPIP[0]::192.168.169.20::inst0::INSTR	Add Netbox manually
		Update cached card
		Delete cached card

Image 25: Spectrum Control Center showing detail card information

Enter IP Address of digitizerNETBOX/generatorNETBOX/hybridNETBOX manually

If for some reason an automatic discovery is not suitable, such as the case where the remote device is located in a different subnet, it can also be manually accessed by its type and IP address.




Image 26: Spectrum Control Center - entering an IP address for a NETBOX

Wake On LAN of digitizerNETBOX/generatorNETBOX/hybridNETBOX

Cached digitizerNETBOX/generatorNETBOX/hybridNETBOX products that are currently in standby mode can be woken up by using the "Wake remote device" entry from the context menu.

The Control Center will broadcast a standard Wake On LAN "Magic Packet", that is sent to the device's MAC address.

It is also possible to use any other Wake On LAN software to wake e.g. a digitizerNETBOX by sending such a "Magic Packet" to the MAC address, which must be then entered manually.

It is also possible to wake a remote device from your own application software by using the SP-C_NETBOX_WAKEONLAN register. To wake a digitizerNETBOX, generatorNETBOX or hybridNETBOX with the MAC address "00:03:2d:20:48", the following command can be issued:

spcm_dwSetParam_i64 (NULL, SPC_NETBOX_WAKEONLAN, 0x00032d2048ec);





Image 27: Spectrum Control Center: wake on LAN for a cached card

Netbox Monitor

The Netbox Monitor permanently monitors whether the digitizerNETBOX/generatorNETBOX/hybridNETBOX is still available through LAN. This tool is helpful if e.g. the digitizerNETBOX is located somewhere in the company LAN or located remotely or directly mounted inside another device. Starting the Netbox Monitor can be done in two different ways:

- Starting manually from the Spectrum Control Center using the context menu as shown above
- Starting from command line. The Netbox Monitor program is automatically installed together with the Spectrum Control Center and is located in the selected install folder. Using the command line tool one can place a simple script into the autostart folder to have the Netbox Monitor running automatically after system boot. The command line tool needs the IP address of the digitizerNETBOX/generatorNETBOX/hybridNETBOX to monitor:



The Netbox Monitor is shown as a small window with the type of digitizerNETBOX/generatorNETBOX in the title and the IP address under which it is accessed in the window itself. The Netbox Monitor runs completely independent of any other software and can be used in parallel to any application software. The background of the IP address is used to display the current status of the device. Pressing the Escape key or alt + F4 (Windows) terminates the Netbox Monitor permanently.

After starting the Netbox Monitor it is also displayed as a tray icon under Windows. The tray icon itself shows the status of the digitizerNETBOX/generatorNETBOX/hybridNETBOX as a color. Please note that the tray icon may be hidden as a Windows default and need to be set to visible using the Windows tray setup.

Left clicking on the tray icon will hide/show the small Netbox Monitor status window. Right clicking on the tray icon as shown in the picture on the right will open up a context menu. In here one can again select to hide/show the Netbox Monitor status window, one can directly open the web interface from here or quit the program (including the tray icon) completely.

The checkbox "Show Status Message" controls whether the tray icon should emerge a status message on status change. If enabled (which is default) one is notified with a status message if for example the LAN connection to the digitizerNETBOX/generatorNETBOX/hybridNETBOX is lost.

The status colors:

- Green: digitizerNETBOX/generatorNETBOX/hybridNETBOX available and accessible over LAN
- Cyan: digitizerNETBOX/generatorNETBOX/hybridNETBOX is used from my computer
- Yellow: digitizerNETBOX/generatorNETBOX/hybridNETBOX is used from a different computer
- Red: LAN connection failed, digitizerNETBOX/generatorNETBOX/hybridNETBOX is no longer accessible

Device identification

Pressing the *Identification* button helps to identify a certain device in either a remote location, such as inside a 19" rack where the back of the device with the type plate is not easily accessible, or a local device installed in a certain slot. Pressing the button starts flashing a visible LED on the device, until the dialog is closed, for:

- On a digitizerNETBOX/generatorNETBOX/hybridNETBOX: the LAN LED light on the front plate of the device
- On local or remote M5i, M4i, M4x or M2p card: the indicator LED on the card's bracket

This feature is not available for M2i/M3i cards, either local or remote, other than inside a digitizerNETBOX or generatorNETBOX.



DN2.462-08

Image 28: Netbox Monitor activation

🔏 Netbo	x ID
i	The Netbox LAN LED is blinking.
	ОК

Through the Control Center you can easily get the main information about all the installed Spectrum hardware. For each installed card there is a separate tree of information available. The picture shows the information for one installed card by example. This given information contains:

- Basic information as the type of card, the production date and its serial number, as well as the installed memory, the hardware revision of the base card, the number of available channels and installed acquisition modules.
- Information about the maximum sampling clock and the available quartz clock sources.
- The installed features/options in a sub-tree. The shown card is equipped for example with the option Multiple Recording, Gated Sampling, Timestamp and ABA-mode.
- Detailed Information concerning the installed acquisition modules. In case of the shown analog acquisition card the information consists of the module's hardware revision, of the converter resolution and the last calibration date as well as detailed information on the available analog input ranges, offset compensation capabilities and additional features of the inputs.

ard	Device Mapping Support	About / Versions	
Detail	5	Information	Demo cards
⊿ Lo	cal		Add Democard
4	M4i.2234-x8	sn 00001	Add Democard
	handle name	/dev/spcm0	Edit Democard
	on-board Memory	4096 MByte	
	max Sampling Rate	1250.00 MS/s	Delete Democard
	Quarz 1	not installed	
	Quarz 2	not installed	Updates
	Production Date	Week 24 of 2017	Eirmware Upgrade
	Installed Card Features	000008f	<u>Unimale opgrade</u>
	Custom Modification	0000000	Install <u>S</u> W License
	Installed Extended Card Fea.		
	Version Base Card	9.28	Install Feature
	Modules	0	
	Channels	0	Calibration
	Ext Trig 0 Features	0000011f	Calibration
	Ext Trig 1 Features	00000116	
	Ext Clock 0 Features	00000019	
	Timestamp Features	00091707	Tests and Monitoring
	 Firmware versions Module Information 		Transfer Speed Test
	Version Module A	4.0	
	Resolution	4.0 8 Bit	Memory Test
	Calibration Date (Facto		Identification
	Analog Input Paths	1	Identification
	 Input Ranges 	4	Monitor
	Range 0	-200 mV to 200 mV	
	Range 1	-500 mV to 500 mV	Netbox / Remote Server
	Range 2	-1000 mV to 1000 mV	
	Range 3	-2500 mV to 2500 mV	Netbox Discovery
	Programmable Offsets		Add Netbox manually
	Analog Input Features		- the reason manually
	Software License		Update cached card
	Physical Location		Delate ended
⊿ Re	mote		Delete cached card
4	192.168.169.20		
	Cached M2i.4652-Exp	sn 00665	

Image 29: Spectrum Control Center: detailed hardware information on installed card

Firmware information

Another sub-tree is informing about the cards firmware version. As all Spectrum cards consist of several programmable components, there is one firmware version per component.

Nearly all of the components firmware can be updated by software. The only exception is the configuration device, which only can receive a factory update.

The procedure on how to update the firmware of your Spectrum card with the help of the card control center is described in a dedicated section later on.

The procedure on how to update the firmware of your digitizerNETBOX/generatorNETBOX/hybridNETBOX with the help of the integrated Webserver is described in a dedicated chapter later on.




Image 30: Spectrum Control Center - showing firmware information of an installed card

Software License information

This sub-tree is informing about installed possible software licenses.

As a default all cards come with the demo professional license of SBench6, that is limited to 30 starts of the software with all professional features unlocked.

The number of demo starts left can be seen here.

 M2p.5942-x4 	sn 00000	
handle name	/dev/spcm0	Edit Democard
on-board Memory max Sampling Rate	1024 MByte 80.00 MS/s	Delete Democard
Ouarz 1	not installed	Delete Delificatu
Quarz 2	not installed	Updates
Quarz 2 Production Date	Week 17 of 2018	opulates
		Firmware Upgrade
Installed Card Features	000008f	
Custom Modification	0000000	Install <u>S</u> W License
Installed Extended Card Fea		
Version Base Card	2.1	Install Feature
PCB Base Card	1.1	
Modules	1	Calibration
Channels	4	0-1
Ext Trig 0 Features	00000117	Calibration
Ext Clock 0 Features	00000217	
Timestamp Features	00091707	Tests and Monitoring
Multi Purpose I/O		
Firmware versions		Transfer Speed Tes
Module Information		Memory Test
Software License		<u>Memory rest</u>
Demo Idx	0	Identification
Demo Start(s)	30	
Physical Location		Monitor
		Netbox / Remote Ser
		Netbox Discovery
		Add Netbox manual
		Update cached care
		Delete cached card
	Ouit	

Image 31: Spectrum Control Center - showing firmware information of an installed card

	SPECTRUM STRUMENTATION
	STRUMENTATION
	STRUMENTATION
Spe	
	ctrum Control Center
	(c) Spectrum GmbH, 2006 - 2016 Version 1.74 build 1.3723
Spcm Driver Version	
Library Version Version 3.33 Build	13993
Kernel Version M2i/M3i not available	
Kernel Version M4i Version 1.01 Build	
Type Windows WOW64	•

Image 32: Spectrum Control Center - showing driver information details

Driver information

The Spectrum card control center also offers a way to gather information on the installed and used Spectrum driver.

The information on the driver is available through a dedicated tab, as the picture is showing in the example.

The provided information informs about the used type, distinguishing between Windows or Linux driver and the 32 bit or 64 bit type.

It also gives direct information about the version of the installed Spectrum kernel driver, separately for M2i/M3i cards and M4i/M4x/M2p/M5i cards and the version of the library (which is the *.dll file under Windows).

The information given here can also be found under Windows using the device manager form the control panel. For details in driver details within the control panel please stick to the section on driver installation in your hardware manual.

Installing and removing Demo cards

With the help of the card control center one can install demo cards in the system. A demo card is simulated by the Spectrum driver including data production for acquisition cards. As the demo card is simulated on the lowest driver level all software can be tested including SBench, own applications and drivers for third-party products like Lab-VIEW. The driver supports up to 64 demo cards at the same time. The simulated memory as well as the simulated software options can be defined when adding a demo card to the system.

Please keep in mind that these demo cards are only meant to test software and to show certain abilities of the software. They do not simulate the complete behavior of a card, especially not any timing concerning trigger, recording length or FIFO mode notification. The demo card will calculate data every time directly after been called and give it to the user application without any more delay. As the calculation routine isn't speed optimized, generating demo data may take more time than acquiring real data and transferring them to the host PC.

Installed demo cards are listed together with the real hardware in the main information tree as described above. Existing demo cards can be deleted by clicking the related button. The demo card details can be edited by using the edit button. It is for example possible to virtually install additional feature to one card or to change the type to test with a different number of channels.

emo Card Selection		
M4i-x8 ▼ 44xx ▼ M	4i.4451-x8 - 4x500 MS/s AD 14Bit	▼
ard Details		
lemory 4 GB 🔻		
eatures		
Features		
Multiple Recording	✓ Timestamp	Star-Hub 8 Cards
Gated Sampling	ABA Mode	Star-Hub 16 Cards
10V Amplifier Card	10V Amplifier Module	
Digital Inputs/Outputs	Digital I/O (SMA)	Digital I/O (FX2)
Seguence Mode	System Star-Hub Master	System Star-Hub Slave
BaseXIO		Remote Server
Extended Features		
Block Averaging Pulse Generators	Block Statistics	Boxcar Averaging
Custom Modification	Hardware Modification	Quartz 2
0	Default	▼ 500,00 MHz
Demo Sync Group		
Single card		

Image 33: Spectrum Control Center - adding a demo card to the sysstem

For installing demo cards on a system without real hardware simply run the Control Center installer. If the installer is not detecting the necessary driver files normally residing on a system with real hardware, it will simply install the Spcm_driver.

Ì.

Feature upgrade

All optional features of the M2i/M3i/M4i/M4x/M2p/M5i cards that do not require any hardware modifications can be installed on fielded cards. After Spectrum has received the order, the customer will get a personalized upgrade code. Just start the card control center, click on "install feature" and enter that given code. After a short moment the feature will be installed and ready to use. No restart of the host system is required.

For details on the available options and prices please contact your local Spectrum distributor.

Software License upgrade

The software license for SBench 6 Professional is installed on the hardware. If ordering a software license for a card that has already been delivered you will get an upgrade code to install that software license. The upgrade code will only match for that particular card with the serial number given in the license. To install the software license please click the "Install SW License" button and type in the code exactly as given in the license.

Performing card calibration (A/D only)

The card control center also provides an easy way to access the automatic card calibration routines of the Spectrum A/D converter cards. Depending on the used card family this can affect offset calibration only or also might include gain calibration. Please refer to the dedicated chapter in your hardware manual for details.

This function is not available for D/A cards (AWG) or digital I/O cards

Feature Update for M3i.4142 sn 08025	? <mark>x</mark>
Please enter the feature update code as it's written	in the update licence
	Cancel

Image 34: Spectrum Control Center - feature update, code entry

SW License Update fo	or M3i.4142 sn 08025
Please enter the license up	pdate code as it's written in the update licen
593afe6ef3	
5958166615	

Image 35: Spectrum Control Center - software license installe

Calibration M3i.4142 sn 08025	2	x
Please press the start button to start the automatic offset and gain calibration		
Calibration running - IR = 200 mV CH = 0x0003 SR = 250.000 MS/s Setup 2 - Gain Calibration - IR = 200 mV CH = 0x0003 SR = 250.000 MS/s Setup 2 - Offset Calibration		*
Start Loop Cancel 4%	Qui	t

Image 36: Spectrum Control Center - running an on-board calibration

Performing memory test

The complete on-board memory of the Spectrum

M2i/M3i/M4i/M4x/M2p/M5i cards can be tested by the memory test included with the card control center.

When starting the test, randomized data is generated and written to the onboard memory. After a complete write cycle all the data is read back and compared with the generated pattern.

Depending on the amount of installed on-board memory, and your computer's performance this operation might take a while.

Transfer speed test

Memory Test M3i,4142 sn 08025

Image 37: Spectrum Control Center - performing memory test

The control center allows to measure the bus transfer speed of an installed Spectrum card. Therefore different setup is run multiple times and the overall bus transfer speed is measured. To get reliable results it is necessary that you disable debug logging as shown below. It is also highly recommended that no other software or time-consuming background threads are running on that system. The speed test program runs the following two tests:

Repetitive Memory Transfers: single DMA data transfers are repeated and measured. This test simulates the measuring of pulse repetition frequency when doing multiple single-shots. The test is done using different block sizes. One can estimate the transfer in relation to the transferred data size on multiple single-shots.

Press the Start button to start the Speed Test	of this card	
	depends on the selected notification size as a small notify is reads that disturbs the continuous data transfer. The ng the card direction.	
For performance reasons buffer size = 4 * No	tifysize.	
Notifysize: 1024 kByte Read 110.7 MB/s	Continuous memory used	=
Notifysize: 2048 kByte Read 110.7 MB/s	Continuous memory used	-
Start Loop Cancel	66% Ouit	8

Image 38: Spectrum Control Center - running a transfer speed test of one card

 FIFO mode streaming: this test measures the streaming speed in FIFO mode. The test can only use the same direction of transfer the card has been designed for (card to PC=read for all DAQ cards, PC to card=write for all generator cards and both directions for I/O cards). The streaming speed is tested without using the front-end to measure the maximum bus speed that can be reached. The Speed in FIFO mode depends on the selected notify size which is explained later in this manual in greater detail.

The results are given in MB/s meaning MByte per second. To estimate whether a desired acquisition speed is possible to reach one has to calculate the transfer speed in bytes. There are a few things that have to be put into the calculation:

- 12, 14 and 16 bit analog cards need two bytes for each sample.
- 16 channel digital cards need 2 bytes per sample while 32 channel digital cards need 4 bytes and 64 channel digital cards need 8 bytes.
- The sum of analog channels must be used to calculate the total transfer rate.
- The figures in the Speed Test Utility are given as MBytes, meaning 1024 * 1024 Bytes, 1 MByte = 1048576 Bytes

As an example running a card with 2 14 bit analog channels with 28 MHz produces a transfer rate of [2 channels * 2 Bytes/Sample * 28000000] = 112000000 Bytes/second. Taking the above figures measured on a standard 33 MHz PCI slot the system is just capable of reaching this transfer speed: 108.0 MB/s = 108 * 1024 * 1024 = 113246208 Bytes/second.

Unfortunately it is not possible to measure transfer speed on a system without having a Spectrum card installed.

Debug logging for support cases

For answering your support questions as fast as possible, the setup of the card, driver and firmware version and other information is very helpful.

Therefore the card control center provides an easy way to gather all that information automatically.

Different debug log levels are available through the graphical interface. By default the log level is set to "no logging" for maximum performance.

The customer can select different log levels and the path of the generated ASCII text file. One can also decide to delete the previous log file first before creating a new one automatically or to append different logs to one single log file.

ſ	Card Devi	ontrol Center V1.74 (Lib V3.33) (Loglevel 1) [DEV11-WIN764] ice Mapping Support About / Versions	
	Debug Loggi	ng	
	Log Level	Log all Errors	
	Log Path	C:\Users\bjoern\	
	Append	Logging to file File Name spcmdrv_debug.txt	C
	Kernel Regis	try Settings	
		Memory Allocation Per Card (MB) 0	

Image 39: Spectrum Control Center - activate debug logging for support cases



For maximum performance of your hardware, please make sure that the debug logging is set to "no logging" for normal operation. Please keep in mind that a detailed logging in append mode can quickly generate huge log files. Within the "Device mapping" tab of the Spectrum Control Center, one can enable the re-mapping of Spectrum devices, be it either local cards, remote instruments such as a digitizerNETBOX, generatorNETBOX, hybridNETBOX or even cards in a remote PC and accessed via the Spectrum remote server option.

In the left column the re-mapped device name is visible that is given to the device in the right column with its original un-mapped device string.

In this example the two local cards "spcm0" and "spcm1" are re-mapped to "spcm1" and "spcm0" respectively, so that their names are simply swapped.

The remote digitizerNETBOX device is mapped to spcm2.

The application software can then use the re-mapped name for simplicity instead of the quite long VISA string.

Changing the order of devices within one group (either local cards or remote devices) can simply be accomplished by dragging&dropping the cards to their desired position in the same table.

Firmware upgrade

One of the major features of the card control center is the ability to update the card's firmware by an easy-to-use software. The latest firmware revisions can be found in the download section of our homepage under http://www.spectrum-instrumentation.com.

A new firmware version is provided there as an installer, that copies the latest firmware to your system. All files are located in a dedicated subfolder "FirmwareUpdate" that will be created inside the Spectrum installation folder. Under Windows this folder by default has been created in the standard program installation directory.

Please do the following steps when wanting to update the firmware of your M2i/M3i/M4i/M4x/M2p/M5i card:

- Download the latest software driver for your operating system provided on the Spectrum homepage.
- Install the new driver as described in the driver install section of your hardware manual or install manual. All manuals can also be found on the Spectrum homepage in the literature download section.
- Download and run the latest Spectrum Control Center installer.
- Download the installer for the new firmware version.
- Start the installer and follow the instructions given there.
- Start the card control center, select the "card" tab, select the card from the listbox and press the "firmware update" button on the right side.

The dialog then will inform you about the currently installed firmware version for the different devices on the card and the new versions that are available. All devices that will be affected with the update are marked as "update needed". Simply start the update or cancel the operation now, as a running update cannot be aborted.

rd [Device Mapping (active) Support About / Versions
Enabl	ed
cal De	vices:
spcm0	spcm1 / M4i.6622-x8 SN 666
spcm1	spcm0 / M3i.4142 SN 41
emote I	Javines:
	Devices: TCPIP(0):192.168.169.39::inst0::INSTR / M2i/4652-Exp SN 1

Image 40: Spectrum Control Center - using device mapping

🍯 Firmware I	UpgradeM3i.4142 sn 08025	x	J
Press start bu	itton to start the upgrade process		
Current	t Status:	*	
Firmware ver	rsion Status:		
Control:	[current 1.14-00] [new 1.14-00] [Up to date]		
Module A:	[current 1.11-00] [new 1.12-00] [Update needed]		
Press S	start button to do the update		
Firmwa	re update started		
The firmware update may need a couple of minutes. Please do not abort the update and do not switch the PC off while the update is running. If the update fails the firmware of the card may be corrupted and the card may not run any longer! It is not possible to cancel or quit the running update.			
Writing Mo	dule A		
			1
			1
		-	
Start	Loop Cancel 53% Quit		.:

Image 41: Spectrum Control Center - doing a firmware update for one device

Please keep in mind that you have to start the update for each card installed in your system separately. Select one card after the other from the listbox and press the "firmware update" button. The firmware installer on the other hand only needs to be started once prior to the update.

Do not abort or shut down the computer while the firmware update is in progress. After a successful update please shut down your PC completely (remove power). The re-powering is required to finally activate the new firmware version of your Spectrum card.

Accessing the hardware with SBench 6




Image 42: SBench 6 overview of main functionality with demo data

After the installation of the cards and the drivers it can be useful to first test the card function with a ready to run software before starting with programming. If accessing a digitizerNETBOX/generatorNETBOX a full SBench 6 Professional license is installed on the system and can be used without any limitations. For plug-in card level products a base version of SBench 6 is delivered with the card on USB stick also including a 30 starts Professional demo version for plain card products. If you already have bought a card prior to the first SBench 6 release please contact your local dealer to get a SBench 6 Professional demo version. All digitizerNETBOX/generatorNETBOX products come with a pre-installed full SBench 6 Professional.

SBench 6 supports all current acquisition and generation cards and digitizerNETBOX/generatorNETBOX products from Spectrum. Depending on the used product and the software setup, one can use SBench as a digital storage oscilloscope, a spectrum analyzer, a signal generator, a pattern generator, a logic analyzer or simply as a data recording front end. Different export and import formats allow the use of SBench 6 together with a variety of other programs.

On the USB stick you'll find an install version of SBench 6 in the directory "/Install/SBench6".

The current version of SBench 6 is available free of charge directly from the Spectrum website: www.spectrum-instrumentation.com. Please go to the download section and get the latest version there.

SBench 6 has been designed to run under Windows 7, 8, 10 and Windows 11 as well as Linux using KDE, Gnome or Unity Desktop.

C/C++ Driver Interface

C/C++ is the main programming language for which the drivers have been designed for. Therefore the interface to C/C++ is the best match. All the small examples of the manual showing different parts of the hardware programming are done with C. As the libraries offer a standard interface it is easy to access the libraries also with other programming languages like Delphi, Basic, Python or Java . Please read the following chapters for additional information on this.

Header files

The basic task before using the driver is to include the header files that are delivered on USB stick together with the board. The header files are found in the directory /Driver/c_header. Please don't change them in any way because they are updated with each new driver version to include the new registers and new functionality.

Table 3: list of C/C++ header files in driver

dlltyp.h	Includes the platform specific definitions for data types and function declarations. All data types are based on these definitions. The use of this type definition file allows the use of examples and programs on different platforms without changes to the program source. The header file supports Microsoft Visual C++, Bor- land C++ Builder and GNU C/C++ directly. When using other compilers it might be necessary to make a copy of this file and change the data types accord- ing to this compiler.
regs.h	Defines all registers and commands which are used in the Spectrum driver for the different boards. The registers a board uses are described in the board spe- cific part of the documentation. This header file is common for all cards. Therefore this file also contains a huge number of registers used on other card types than the one described in this manual. Please stick to the manual to see which registers are valid for your type of card.
spcm_drv.h	Defines the functions of the used SpcM driver. All definitions are taken from the file dlltyp.h. The functions themselves are described below.
spcerr.h	Contains all error codes used with the Spectrum driver. All error codes that can be given back by any of the driver functions are also described here briefly. The error codes and their meaning are described in detail in the appendix of this manual.


Example for including the header files:

//	driver includes		-	
#include	"dlltyp.h"	11	1st	include
#include	"regs.h"	11	2nd	include
#include	"spcerr.h"	11	3rd	include
#include	"spcm_drv.h"	11	4th	include



Please always keep the order of including the four Spectrum header files. Otherwise some or all of the functions do not work properly or compiling your program will be impossible!

General Information on Windows 64 bit drivers



After installation of the Spectrum 64 bit driver there are two general ways to access the hardware and to develop applications. If you're going to develop a real 64 bit application it is necessary to access the 64 bit driver dll (spcm_win64.dll) as only this driver dll is supporting the full 64 bit address range.

But it is still possible to run 32 bit applications or to develop 32 bit applications even under Windows 64 bit. Therefore the 32 bit driver dll (spcm_win32.dll) is also installed in the system. The Spectrum SBench5 software is for example running under Windows 64 bit using this driver. The 32 bit dll of course only offers the 32 bit address range and is therefore limited to access only 4 GByte of memory. Beneath both drivers the 64 bit kernel driver is running.

Mixing of 64 bit application with 32 bit dll or vice versa is not possible.

Microsoft Visual C++ 6.0, 2005 and newer 32 Bit

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win32_msvcpp.lib that is delivered together with the drivers. The library file can be found on the CD in the path /examples/c_cpp/c_header. Please include the library file in your Visual C++ project as shown in the examples. All functions described below are now available in your program.

Examples

Examples can be found on CD in the path /examples/c_cpp. This directory includes a number of different examples that can be used with any card of the same type (e.g. A/D acquisition cards, D/A acquisition cards). You may use these examples as a base for own programming and modify them as you like. The example directories contain a running workspace file for Microsoft Visual C++ 6.0 (*.dsw) as well as project files for Microsoft Visual Studio 2005 and newer (*.vcproj) that can be directly loaded or imported and compiled.

There are also some more board type independent examples in separate subdirectory. These examples show different aspects of the cards like programming options or synchronization and can be combined with one of the board type specific examples.

As the examples are build for a card class there are some checking routines and differentiation between cards families. Differentiation aspects can be number of channels, data width, maximum speed or other details. It is recommended to change the examples matching your card type to obtain maximum performance. Please be informed that the examples are made for easy understanding and simple showing of one aspect of programming. Most of the examples are not optimized for maximum throughput or repetition rates.

Microsoft Visual C++ 2005 and newer 64 Bit

Depending on your version of the Visual Studio suite it may be necessary to install some additional 64 bit components (SDK) on your system. Please follow the instructions found on the MSDN for further information.

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win64_msvcpp.lib that is delivered together with the drivers. The library file can be found on the CD in the path /examples/c_cpp/c_header. All functions described below are now available in your program.

Linux Gnu C/C++ 32/64 Bit

Include Driver

The interface of the linux drivers does not differ from the windows interface. Please include the "libspcm_linux.so" library in your makefile using the below shown "LIBS = $-lspcm_linux$ " line, to have access to all driver functions. A makefile may look like this:

```
COMPILER = gcc
EXECUTABLE = test_prg
LIBS = -lspcm_linux
OBJECTS = test.o\
    test2.o
all: $(EXECUTABLE)
$(EXECUTABLE): $(OBJECTS)
    $(COMPILER) $(CFLAGS) -o $(EXECUTABLE) $(LIBS) $(OBJECTS)
$.o: %.cpp
    $(COMPILER) $(CFLAGS) -o $*.o -c $*.cpp
```

Examples

The Gnu C/C++ examples share the source with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. Each example directory contains a makefile for the Gnu C/C++ examples.

C++ for .NET

Please see the next chapter for more details on the .NET inclusion.

Other Windows C/C++ compilers 32 Bit

Include Driver

To access the driver using a compiler such as e.g. MinGW or Borland, the driver functions must be loaded from the 32 bit driver DLL. Most compilers offer special tools to generate a matching library (e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL). If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll_loading that shows the process.

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win32.dll"); // Load the 32 bit version of the Spcm driver
pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "_spcm_hOpen@4");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "_spcm_vClose@4");
```

Other Windows C/C++ compilers 64 Bit

Include Driver

To access the driver using a compiler such as e.g. MinGW or Borland, the driver functions must be loaded from the 64 bit the driver DLL. Most compilers offer special tools to generate a matching library (e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL). If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll_loading that shows the process for 32 bit environments. The only line that needs to be modified is the one loading the DLL:

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win64.dll"); // Modified: Load the 64 bit version of the Spcm driver here
pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "spcm_hOpen");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "spcm_vClose");
```

Driver functions

The driver contains seven main functions to access the hardware.

Own types used by our drivers

To simplify the use of the header files and our examples with different platforms and compilers and to avoid any implicit type conversions we decided to use our own type declarations. This allows us to use platform independent and universal examples and driver interfaces. If you do not stick to these declarations please be sure to use the same data type width. However it is strongly recommended that you use our defined type declarations to avoid any hard to find errors in your programs. If you're using the driver in an environment that is not natively supported by our examples and drivers please be sure to use a type declaration that represents a similar data width

Table 4: C/C++ type declarations for drivers and examples

Declaration	Туре	Declaration	Туре
int8	8 bit signed integer (range from -128 to +127)	uint8	8 bit unsigned integer (range from 0 to 255)
int16	16 bit signed integer (range from -32768 to 32767)	uint16	16 bit unsigned integer (range from 0 to 65535)
int32	32 bit signed integer (range from -2147483648 to 2147483647)	uint32	32 bit unsigned integer (range from 0 to 4294967295)
int64	64 bit signed integer (full range)	uint64	64 bit unsigned integer (full range)
drv_handle	handle to driver, implementation depends on operating system platform		

Notation of variables and functions

In our header files and examples we use a common and reliable form of notation for variables and functions. Each name also contains the type as a prefix. This notation form makes it easy to see implicit type conversions and minimizes programming errors that result from using incorrect types. Feel free to use this notation form for your programs also-

Table 5: C/C++ type naming convention throughout drivers and examples


Declaration	Notation	Declaration	Notation
int8	byName (byte)	uint8	cName (character)
int16	nName	uint16	wName (word)
int32	lName (long)	uint32	dwName (double word)
int64	llName (long long)	uint64	qwName (quad word)
int32*	plName (pointer to long)	char	szName (string with zero termination)

Function spcm hOpen

This function initializes and opens an installed card supporting the new SpcM driver interface, which at the time of printing, are all cards of the M2i/M3i/M4i/M4x/M2p/M5i series and the related digitizerNETBOX/generatorNETBOX/hybridNETBOX devices. The function returns a handle that has to be used for driver access. If the card can't be found or the loading of the driver generated an error the function

returns a NULL. When calling this function all card specific installation parameters are read out from the hardware and stored within the driver. It is only possible to open one device by one software as concurrent hardware access may be very critical to system stability. As a result when trying to open the same device twice an error will be raised and the function returns NULL.

Function spcm_hOpen (const char* szDeviceName):



Under Linux the device name in the function call needs to be a valid device name. Please change the string according to the location of the device if you don't use the standard Linux device names. The driver is installed as default under /dev/spcm0, /dev/spcm1 and so on. The kernel driver numbers the devices starting with 0.

Under Windows the only part of the device name that is used is the trailing number. The rest of the device name is ignored. Therefore to keep the examples simple we use the Linux notation in all our examples. The trailing number gives the index of the device to open. The Windows kernel driver numbers all devices that it finds on boot time starting with 0.

Example for local installed cards

```
drv_handle hDrv; // returns the handle to the opended driver or NULL in case of error
hDrv = spcm_hOpen ("/dev/spcm0"); // open the first card (spcm0) and get a handle to this card
if (!hDrv)
    printf ("open of driver failed\n");
```

Example for digitizerNETBOX/generatorNETBOX and remote installed cards

```
drv_handle hDrv; // returns the handle to the opended driver or NULL in case of error
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTO::INSTR");
if (!hDrv)
    printf ("open of driver failed\n");
```

If the function returns a NULL it is possible to read out the error description of the failed open function by simply passing this NULL to the error function. The error function is described in one of the next topics.

Function spcm vClose

This function closes the driver and releases all allocated resources. After closing the driver handle it is not possible to access this driver any more. Be sure to close the driver if you don't need it any more to allow other programs to get access to this device.

Function spcm_vClose:

Example:

```
spcm_vClose (hDrv);
```

Function spcm dwSetParam

All hardware settings are based on software registers that can be set by one of the functions spcm_dwSetParam. These functions set a register to a defined value or execute a command. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in regs.h. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

<pre>uint32 _stdcall spcm_dwSetParam_i32 (drv_handle hDevice, int32 lRegister, int32 lValue);</pre>	<pre>// handle to an already opened device // software register to be modified</pre>
int32 lRegister,	<pre>// handle to an already opened device // software register to be modified // upper 32 bit of the value. Containing the sign bit !</pre>
<pre>uint32 _stdcall spcm_dwSetParam_i64 (drv_handle hDevice, int32 lRegister, int64 llValue);</pre>	// handle to an already opened device // software register to be modified
int32 lRegister,	<pre>// Return value is an error code // handle to an already opened device // software register to be modified // the value to be set</pre>
int32 lRegister, void* pvValue,	<pre>// handle to an already opened device // software register to be modified</pre>

The functions spcm_dwSetParam_d64 and spcm_dwSetParam_ptr have been added with driver release V 7.00

Example:

```
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384) != ERR_OK)
    printf ("Error when setting memory size\n");
```

This example sets the memory size to 16 kSamples (16384). If an error occurred the example will show a short error message

Function spcm dwGetParam

All hardware settings are based on software registers that can be read by one of the functions spcm_dwGetParam. These functions read an internal register or status information. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in the regs.h file. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

Function spcm_dwGetParam

<pre>uint32 _stdcall spcm_dwGetParam_i32 (drv_handle hDevice, int32 lRegister, int32* plValue);</pre>	<pre>// handle to an already opened device // software register to be read out</pre>
int32* plValueHigh,	<pre>// Return value is an error code // handle to an already opened device // software register to be read out // pointer for the upper part of the return value // pointer for the lower part of the return value</pre>
<pre>uint32 _stdcall spcm_dwGetParam_i64 (drv_handle hDevice, int32 lRegister, int64* pllValue);</pre>	<pre>// handle to an already opened device // software register to be read out</pre>
<pre>uint32 _stdcall spcm_dwGetParam_d64 (drv_handle hDevice, int32 lRegister, double* dValue);</pre>	// handle to an already opened device // software register to be modified
int32 lRegister, void* pvValue,	<pre>// handle to an already opened device // software register to be modified</pre>

The functions spcm_dwGetParam_d64 and spcm_dwGetParam_ptr have been added with driver release V 7.00

Example:

int32 lSerialNumber;
<pre>spcm_dwGetParam_i32 (hDrv, SPC_PCISERIALNO, &lSerialNumber);</pre>
<pre>printf ("Your card has serial number: %05d\n", lSerialNumber);</pre>

The example reads out the serial number of the installed card and prints it. As the serial number is available under all circumstances there is no error checking when calling this function.

Different call types of spcm dwSetParam and spcm dwGetParam: i32, i64, i64m, d64

The four functions only differ in the type of the parameters that are used to call them. As some of the registers can exceed the 32 bit integer range (like memory size or post trigger) it is recommended to use the _i64 function to access these registers. However as there are some programs or compilers that don't support 64 bit integer variables there are two functions that are limited to 32 bit integer variables. In case that you do not access registers that exceed 32 bit integer please use the _i32 function. In case that you access a register which exceeds 64 bit value please use the _i64m calling convention. Inhere the 64 bit value is split into a low double word part and a high double word part. Please be sure to fill both parts with valid information.

As some registers need to be read/written in double precision and can't be read/written as integer values, two additional new functions for accessing double values have been added with the suffix _d64.

If accessing 64 bit registers with 32 bit functions the behaviour differs depending on the real value that is currently located in the register. Please have a look at this table to see the different reactions depending on the size of the register:

Table 6: Spectrum driver API functions overview and differentiation between 32 bit and 64 bit registers

Internal register	read/write	Function type	Behavior
32 bit register	read	spcm_dwGetParam_i32	value is returned as 32 bit integer in plValue
32 bit register	read	spcm_dwGetParam_i64	value is returned as 64 bit integer in pllValue
32 bit register	read	spcm_dwGetParam_i64m	value is returned as 64 bit integer, the lower part in plValueLow, the upper part in plValueHigh. The upper part can be ignored as it's only a sign extension
32 bit register	read	spcm_dwGetParam_d64	value is returned as 64 bit double in pdValue
32 bit register	write	spcm_dwSetParam_i32	32 bit value can be directly written
32 bit register	write	spcm_dwSetParam_i64	64 bit value can be directly written, please be sure not to exceed the valid register value range
32 bit register	write	spcm_dwSetParam_i64m	32 bit value is written as IIValueLow, the value IIValueHigh needs to contain the sign extension of this value. In case of IIValueLow being a value >= 0 IIValueHigh can be 0, in case of IIValueLow being a value < 0, IIValueHigh has to be -1.
32 bit register	write	spcm_dwSetParam_d64	32 bit value needs to converted to double. Please make sure no to exceed the valid register range
64 bit register	read	spcm_dwGetParam_i32	If the internal register has a value that is inside the 32 bit integer range (-2G up to (2G - 1)) the value is returned normally. If the internal register exceeds this size an error code ERR_EXCEEDSINT32 is returned. As an example: reading back the installed memory will work as long as this memory is < 2 GByte. If the installed memory is >= 2 GByte the function will return an error.
64 bit register	read	spcm_dwGetParam_i64	value is returned as 64 bit integer value in pllValue independent of the value of the internal register.
64 bit register	read	spcm_dwGetParam_i64m	the internal value is split into a low and a high part. As long as the internal value is within the 32 bit range, the low part plValueLow contains the 32 bit value and the upper part plValueHigh can be ignored. If the internal value exceeds the 32 bit range it is absolutely necessary to take both value parts into account.
64 bit register	read	spcm_dwGetParam_d64	value is returned as 64 bit double in pdValue. Please note that double values are limited to 2^48. Any larger value is not returned with full precision.
64 bit register	write	spcm_dwSetParam_i32	the value to be written is limited to 32 bit range. If a value higher than the 32 bit range should be written, one of the other function types need to used.
64 bit register	write	spcm_dwSetParam_i64	the value has to be split into two parts. Be sure to fill the upper part IValueHigh with the correct sign extension even if you only write a 32 bit value as the driver every time interprets both parts of the function call.
64 bit register	write	spcm_dwSetParam_i64m	the value can be written directly independent of the size.
64 bit register	write	spcm_dwSetParam_d64	the value need to be converted to double. Any value up to 2^48 can be written directly. Larger values need to be written using the _i64 function

Function spcm dwGetContBuf

This function reads out the internal continuous memory buffer in bytes, in case one has been allocated. If no buffer has been allocated the function returns a size of zero and a NULL pointer. You may use this buffer for data transfers. As the buffer is continuously allocated in memory the data transfer will speed up by up to 15% - 25%, depending on your specific kind of card. Please see further details in the appendix of this manual.

<pre>uint32 _stdcall spcm_dwGetContBuf_i64</pre>	<pre>(// Return value is an error code</pre>
drv_handle hDevice,	// handle to an already opened device
uint32 dwBufType,	// type of the buffer to read as listed above under SPCM_BUF_XXXX
void** ppvDataBuffer,	// address of available data buffer
uint64* pqwContBufLen);	// length of available continuous buffer
<pre>uint32 _stdcall spcm_dwGetContBuf_i64n</pre>	n (// Return value is an error code
drv_handle hDevice,	// handle to an already opened device
uint32 dwBufType,	// type of the buffer to read as listed above under SPCM_BUF_XXXX
void** ppvDataBuffer,	// address of available data buffer
uint32* pdwContBufLenH,	// high part of length of available continuous buffer
uint32* pdwContBufLenL);	// low part of length of available continuous buffer



These functions have been added in driver version 1.36. The functions are not available in older driver versions.



These functions also only have effect on locally installed cards and are neither useful nor usable with any digitizerNETBOX or generatorNETBOX products, because no local kernel driver is involved in such a setup. For remote devices these functions will return a NULL pointer for the buffer and 0 Bytes in length.

Function spcm dwDefTransfer

The spcm_dwDefTransfer function defines a buffer for a following data transfer. This function only defines the buffer, there is no data transfer performed when calling this function. Instead the data transfer is started with separate register commands that are documented in a later chapter. At this position there is also a detailed description of the function parameters.

Please make sure that all parameters of this function match. It is especially necessary that the buffer address is a valid address pointing to memory buffer that has at least the size that is defined in the function call. Please be informed that calling this function with non valid parameters may crash your system as these values are base for following DMA transfers.

The use of this function is described in greater detail in a later chapter.

Function spcm_dwDefTransfer

uint32 stdcall	spcm dwDefTransfer i64m	n (//	Defines the transfer buffer by 2 x 32 bit unsigned integer
drv handle			handle to an already opened device
uint32	dwBufType,	11	type of the buffer to define as listed above under SPCM BUF XXXX
uint32	dwDirection,	11	the transfer direction as defined above
uint32	dwNotifySize,	11	no. of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint32	dwBrdOffsH,	11	high part of offset in board memory (zero when using FIFO mode)
uint32	dwBrdOffsL,	11	low part of offset in board memory (zero when using FIFO mode)
uint32	dwTransferLenH,	11	high part of transfer buffer length
uint32	dwTransferLenL);	11	low part of transfer buffer length
			Defines the transfer buffer by using 64 bit unsigned integer values
drv_handle	hDevice,		handle to an already opened device
uint32	dwBufType,	- / /	type of the buffer to define as listed above under SPCM_BUF_XXXX
uint32	dwDirection,	11	the transfer direction as defined above
uint32	dwNotifySize,	- / /	no. of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint64	qwBrdOffs,	11	offset for transfer in board memory (zero when using FIFO mode)
uint64	qwTransferLen);	11	buffer length

This function is available in two different formats as the spcm_dwGetParam and spcm_dwSetParam functions are. The background is the same. As long as you're using a compiler that supports 64 bit integer values please use the _i64 function. Any other platform needs to use the _i64m function and split offset and length in two 32 bit words.

Example:

```
int16* pnBuffer = (int16*) pvAllocMemPageAligned (16384);
if (spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, (void*) pnBuffer, 0, 16384) != ERR_OK)
printf ("DefTransfer failed\n");
```

The example defines a data buffer of 8 kSamples of 16 bit integer values = 16 kByte (16384 byte) for a transfer from card to PC memory. As notify size is set to 0 we only want to get an event when the transfer has finished.

Function spcm_dwInvalidateBuf

The invalidate buffer function is used to tell the driver that the buffer that has been set with spcm_dwDefTransfer call is no longer valid. It is necessary to use the same buffer type as the driver handles different buffers at the same time. Call this function if you want to delete the buffer memory after calling the spcm_dwDefTransfer function. If the buffer already has been transferred after calling spcm_dwDefTransfer it is not necessary to call this function. When calling spcm_dwDefTransfer any previously defined buffer of this type is automatically invalidated.

Function spcm_dwInvalidateBuf

```
uint32 _stdcall spcm_dwInvalidateBuf ( // invalidate the transfer buffer
drv_handle hDevice, // handle to an already opened device
uint32 dwBufType); // type of the buffer to invalidate as
// listed above under SPCM_BUF_XXXX
```

Function spcm dwGetErrorInfo

The function returns complete error information on the last error that has occurred. The error handling itself is explained in a later chapter in greater detail. When calling this function please be sure to have a text buffer allocated that has at least ERRORTEXTLEN length. The error text function returns a complete description of the error including the register/value combination that has raised the error and a short description of the error generating register/value for own error handling. If not needed the buffers for register/value can be left to NULL.

Note that the timeout event (ERR_TIMEOUT) is not counted as an error internally as it is not locking the driver but as a valid event. Therefore the GetErrorInfo function won't return the timeout event even if it had occurred in between. You can only recognize the ERR_TIMEOUT as a direct return value of the wait function that was called.



Function spcm_dwGetErrorInfo

```
// for reading errors that occur during hOpen(), leave the drv_handle parameter NULL
uint32 stdcall spcm_dwGetErrorInfo_i32 (
                                                    // handle to an already opened device
// address of the error register (can be NULL if not of interest)
// address of the error value (can be NULL if not of interest)
     drv_handle hDevice,
                pdwErrorReg, // address of the error register (can be
plErrorValue, // address of the error value (can be
pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error
     uint32*
     int32*
     char
uint32* pdwErrorReg,
                                                    // address of the error register (can be NULL if not of interest)
// address of the error value (can be NULL if not of interest)
     int64*
                     pllErrorValue,
                  pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error
     char
uint32 _stdcall spcm_dwGetErrorInfo_d64 (
                                                     // handle to an already opened device
// address of the error register (can be NULL if not of interest)
// address of the error value (can be NULL if not of interest)
     drv_handle hDevice,
                  pdwErrorReg,
     uint32*
                     pdErrorValue,
     double*
     char
                     pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error
```

The function spcm_dwGetErrorInfo_i64 and spcm_dwGetErrorInfo_d64 have been added with driver release V 7.00

Example:

```
char szErrorBuf[ERRORTEXTLEN];
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, -1))
    {
    spcm_dwGetErrorInfo_i64 (hDrv, NULL, NULL, szErrorBuf);
    printf ("Set of memsize failed with error message: %s\n", szErrorBuf);
    }
```

Delphi (Pascal) Programming Interface

Driver interface

The driver interface is located in the sub-directory d_header and contains the following files. The files need to be included in the delphi project and have to be put into the "uses" section of the source files that will access the driver. Please do not edit any of these files as they're regularly updated if new functions or registers have been included.

file spcm win32.pas

The file contains the interface to the driver library and defines some needed constants and variable types. All functions of the delphi library are similar to the above explained standard driver functions:

```
// ----- device handling functions -----
function spcm_hOpen (strName: pchar): int32; stdcall; external 'spcm_win32.dll' name '_spcm_hOpen04';
procedure spcm_vClose (hDevice: int32); stdcall; external 'spcm_win32.dll' name '_spcm_vClose04';
function spcm dwGetErrorInfo i32 (hDevice: int32; var lErrorReg, lErrorValue: int32; strError: pchar): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i32016'
function spcm_dwGetErrorInfo_i64 (hDevice: int32; var plErrorReg: int32; var pllErrorValue: int64; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i64016'
function spcm_dwGetErrorInfo_d64 (hDevice: int32; var plErrorReg: int32; var pdErrorValue: double; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_d64016'
// ----- register access functions -----
function spcm_dwSetParam_i32 (hDevice, lRegister, lValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i32012';
function spcm_dwSetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i64@16';
function spcm_dwSetParam_d64 (hDevice, lRegister: int32; dValue: double): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_d64@16';
function spcm_dwGetParam_i32 (hDevice, lRegister: int32; var plValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i32012';
function spcm_dwGetParam_i64 (hDevice, lRegister: int32; var pllValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i64@12';
function spcm_dwGetParam_d64 (hDevice, lRegister: int32; var pdValue: double): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_d64012';
// ----- data handling -----
function spcm_dwDefTransfer_i64 (hDevice, dwBufType, dwDirection, dwNotifySize: int32; pvDataBuffer: Pointer;
11BrdOffs, 11TransferLen: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwDefTransfer_i64@36';
function spcm_dwInvalidateBuf (hDevice, lBuffer: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwInvalidateBuf@8';
```

The file also defines types used inside the driver and the examples. The types have similar names as used under C/C++ to keep the examples more simple to understand and allow a better comparison.

file spcm win64.pas

The file contains the interface to the driver library and defines some needed constants and variable types. All functions of the delphi library are similar to the above explained standard driver functions:

```
// ----- device handling functions -----
function spcm hOpen (strName: pchar): int32; stdcall; external 'spcm win32.dll' name ' spcm hOpen@4';
procedure spcm_vClose (hDevice: int32); stdcall; external 'spcm_win32.dll' name '_spcm_vClose@4';
function spcm dwGetErrorInfo i32 (hDevice: int32; var lErrorReg, lErrorValue: int32; strError: pchar): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i32016'
function spcm_dwGetErrorInfo_i64 (hDevice: int32; var plErrorReg: int32; var pllErrorValue: int64; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i64016'
function spcm_dwGetErrorInfo_d64 (hDevice: int32; var plErrorReg: int32; var pdErrorValue: double; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_d64016'
       -- register access functions -----
function spcm_dwSetParam_i32 (hDevice, lRegister, lValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i32012';
function spcm_dwSetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i64@16';
function spcm_dwSetParam_d64 (hDevice, lRegister: int32; dValue: double): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_d64@16';
function spcm dwGetParam i32 (hDevice, lRegister: int32; var plValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i32012';
function spcm_dwGetParam_i64 (hDevice, lRegister: int32; var pllValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i64@12';
function spcm dwGetParam d64 (hDevice, lRegister: int32; var pdValue: double): uint32;
stdcall; external 'spcm win32.dll' name ' spcm dwGetParam d64@12';
// ----- data handling -----
function spcm_dwDefTransfer_i64 (hDevice, dwBufType, dwDirection, dwNotifySize: int32; pvDataBuffer: Pointer;
11BrdOffs, 11TransferLen: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwDefTransfer_i64@36';
function spcm dwInvalidateBuf (hDevice, lBuffer: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwInvalidateBuf@8';
```

file SpcRegs.pas

The SpcRegs.pas file defines all constants that are used for the driver. The constant names are the same names as used under the C/C++ examples. All constants names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better visibility of the programs:

```
const SPC M2CMD
                                           = 100;
                                                                   { write a command }
                                           = $0000001;
const
          M2CMD_CARD_RESET
                                                                   { hardware reset
          M2CMD_CARD_WRITESETUP
M2CMD_CARD_START
                                           = $0000002;
const
                                                                     write setup only }
                                           = $0000004;
                                                                     start of card (including writesetup) }
const
          M2CMD_CARD_ENABLETRIGGER
const
                                           = $0000008:
                                                                   { enable trigger engine
. . .
```

file SpcErr.pas

The SpeErr.pas file contains all error codes that may be returned by the driver.

Including the driver files

To use the driver function and all the defined constants it is necessary to include the files into the project as shown in the picture on the right. The project overview is taken from one of the examples delivered on the USB stick. Besides including the driver files in the project it is also necessary to include them in the uses section of the source files where functions or constants should be used:






Image 43: Structure of the Delphi ex-

Examples

Examples for Delphi can be found on the USB stick in the directory /examples/delphi. The directory contains the above mentioned delphi header files and a couple of universal examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

spcm scope

The example implements a very simple scope program that makes single acquisitions on button pressing. A fixed setup is done inside the example. The spcm_scope example can be used with any analog data acquisition card from Spectrum. It covers cards with 1 byte per sample (8 bit resolution) as well as cards with 2 bytes per sample (12, 14 and 16 bit resolution)

The program shows the following steps:

- Initialization of a card and reading of card information like type, function and serial number
- Doing a simple card setup
- Performing the acquisition and waiting for the end interrupt
- Reading of data, re-scaling it and displaying waveform on screen

.NET programming languages

<u>Library</u>

For using the driver with a .NET based language Spectrum delivers a special library that encapsulates the driver in a .NET object. By adding this object to the project it is possible to access all driver functions and constants from within your .NET environment.

There is one small console based example for each supported .NET language that shows how to include the driver and how to access the cards. Please combine this example with the different standard examples to get the different card functionality.

Declaration

The driver access methods and also all the type, register and error declarations are combined in the object Spcm and are located in one of the two DLLs either SpcmDrv32.NET.dll or SpcmDrv64.NET.dll delivered with the .NET examples.

For simplicity, either file is simply called "SpcmDrv.NET.dll" in the following passages and the actual file name must be replaced with either the 32bit or 64bit version according to your application.

Spectrum also delivers the source code of the DLLs as a C# project. These sources are located in the directory SpcmDrv.NET.

```
namespace Spcm
    public class Drv
         [DllImport("spcm win32.dll")]public static extern IntPtr spcm hOpen (string szDeviceName);
         [DllImport("spcm_win32.dll")]public static extern void spcm_vClose (IntPtr hDevice);
    public class CardType
        public const int TYP_M2I2020
public const int TYP M2I2021
                                                            = unchecked ((int)0x00032020);
                                                             = unchecked ((int)0x00032021);
        public const int TYP_M2I2025
                                                            = unchecked ((int)0x00032025);
    public class Regs
        public const int SPC_M2CMD
public const int M2CMD_CARD_RESET
                                                            = unchecked ((int)100);
= unchecked ((int)0x00000001);
        public const int M2CMD CARD WRITESETUP
                                                             = unchecked ((int)0x0000002);
. . .
```

<u>Using C#</u>

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select "AddReference". After this all functions and constants of the driver object are available.

Please see the example in the directory CSharp as a start:

```
// ----- open card -----
hDevice = Drv.spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
    {
        Console.WriteLine("Error: Could not open card\n");
        return 1;
     }
// ----- get card type -----
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, out lCardType);
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, out lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

// ----- open remote card ----hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR");

Using Managed C++/CLI

The SpcmDrv.NET.dll needs to be included within the project options. Please select "Project" - "Properties" - "References" and finally "Add new Reference". After this all functions and constants of the driver object are available.

Please see the example in the directory CppCLR as a start:

```
// ----- open card -----
hDevice = Drv::spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
    {
        Console::WriteLine("Error: Could not open card\n");
        return 1;
     }
// ----- get card type -----
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCITYP, lCardType);
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCISERIALNR, lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
// ----- open remote card -----
hDevice = Drv::spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR");
```

Using VB.NET

The SpcmDrv.NET.dll needs to be included within the project options. Please select "Project" - "Properties" - "References" and finally "Add new Reference". After this all functions and constants of the driver object are available.

Please see the example in the directory VB.NET as a start:

```
' ----- open card -----
hDevice = Drv.spcm_hOpen("/dev/spcm0")

If (hDevice = 0) Then
    Console.WriteLine("Error: Could not open card\n")
Else
    ' ----- get card type -----
    dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType)
    dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber)
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
' ----- open remote card -----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR")
```

<u>Using J#</u>

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select "AddReference". After this all functions and constants of the driver object are available.

Please see the example in the directory JSharp as a start:

```
// ----- open card -----
hDevice = Drv.spcm_hOpen("/dev/spcm0");
if (hDevice.ToInt32() == 0)
   System.out.println("Error: Could not open card\n");
else
   {
    // ----- get card type -----
    dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType);
    dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
' ----- open remote card -----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR")
```

Python Programming Interface and Examples

Driver interface

The driver interface contains the following files. The files need to be included in the python project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included. To use pyspcm you need either python 2 (2.4, 2.6 or 2.7) or python 3 (3.x) and ctype, which is included in python 2.6 and newer and needs to be installed separately for Python 2.4.

file pyspcm.py

The file contains the interface to the driver library and defines some needed constants. All functions of the python library are similar to the above explained standard driver functions and use ctypes as input and return parameters:

```
---- Windows -----
    # Load DLL into memory
    # use windll because all driver access functions use _stdcall calling convention under windows
    if (bIs64Bit == 1):
        spcmDll = windll.LoadLibrary ("spcm win64.dll")
    else:
        spcmDll = windll.LoadLibrary ("spcm_win32.dll")
     load spcm_hOpen
    if (bIs64Bit):
        spcm_hOpen = getattr(spcmDll, "spcm_hOpen")
    else:
        spcm hOpen = getattr(spcmDll, " spcm hOpen@4")
    spcm_hOpen.argtype = [c_char_p]
    spcm_hOpen.restype = drv_handle
     load spcm_vClose
    if (bIs64Bit):
        spcm_vClose = getattr(spcmDll, "spcm_vClose")
    else:
        spcm_vClose = getattr(spcmDll, "_spcm_vClose@4")
    spcm_vClose.argtype = [drv_handle]
spcm_vClose.restype = None
    # load spcm dwGetErrorInfo i32
    if (bIs64Bit):
        spcm dwGetErrorInfo i32 = getattr(spcmDll, "spcm dwGetErrorInfo i32")
        spcm_dwGetErrorInfo_i32 = getattr(spcmDll, "_spcm_dwGetErrorInfo_i32@16")
    spcm_dwGetErrorInfo_i32.argtype = [drv_handle, uptr32, ptr32, c_char_p]
spcm_dwGetErrorInfo_i32.restype = uint32
. . .
```

file regs.py

The regs.py file defines all constants that are used for the driver. The constant names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
SPC_M2CMD = 1001# write a commandM2CMD_CARD_RESET = 0x00000011# hardware resetM2CMD_CARD_WRITESETUP = 0x00000021# write setup onlyM2CMD_CARD_START = 0x000000041# start of card (including writesetup)M2CMD_CARD_ENABLETRIGGER = 0x00000081# enable trigger engine
```

file spcerr.py

The spcerr.py file contains all error codes that may be returned by the driver.

Examples

Examples for Python can be found on the USB stick in the directory /examples/python. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

When allocating the buffer for DMA transfers, use the following function to get a mutable character buffer: ctypes.create_string_buffer(init_or_size[, size])



Java Programming Interface and Examples

Driver interface

The driver interface contains the following Java files (classes). The files need to be included in your Java project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included. The driver interface uses the Java Native Access (JNA) library.

This library is licensed under the LGPL (https://www.gnu.org/licenses/lgpl-3.0.en.html) and has also to be included to your Java project.

To download the latest jna.jar package and to get more information about the JNA project please check the projects GitHub page under: https://github.com/java-native-access/jna

The following files can be found in the "SpcmDrv" folder of your Java examples install path.

SpcmDrv32.java / SpcmDrv64.java

The files contain the interface to the driver library and defines some needed constants. All functions of the driver interface are similar to the above explained standard driver functions. Use the SpcmDrv32.java for 32 bit and the SpcmDrv64.java for 64 bit projects:

```
public interface SpcmWin64 extends StdCallLibrary {
SpcmWin64 INSTANCE = (SpcmWin64)Native.loadLibrary (("spcm win64"), SpcmWin64.class);
long spcm hOpen (String sDeviceName);
void spcm vClose (long hDevice);
int spcm_dwSetParam_i64 (long hDevice, int lRegister, long llValue);
int spcm_dwGetParam_i64 (long hDevice, int lRegister, LongByReference pllValue);
int spcm_dwSetParam_ptr (long hDevice, int lRegister, Pointer pValue, long llLen);
int spcm_dwGetParam_ptr (long hDevice, int lRegister, Pointer pValue, long llLen);
int spcm_dwSetParam_d64 (int hDevice, int lRegister, double dValue);
int spcm_dwGetParam_d64 (int hDevice, int lRegister, DoubleByReference pdValue);
int spcm_dwDefTransfer_i64 (long hDevice, int lBufType, int lDirection, int lNotifySize, Pointer pDataBuffer,
long llBrdOffs, long llTransferLen);
int spcm dwInvalidateBuf
                            (long hDevice, int lBufType);
int spcm dwGetErrorInfo i32 (long hDevice, IntByReference plErrorReg, IntByReference plErrorValue, Pointer sEr-
rorTextBuffer);
int spcm dwGetErrorInfo i64 (long hDevice, IntByReference plErrorReg, LongByReference pllErrorValue, Pointer
sErrorTextBuffer);
int spcm dwGetErrorInfo d64 (long hDevice, IntByReference plErrorReg, DoubleByReference pdErrorValue, Pointer
sErrorTextBuffer);
. . .
```

SpcmRegs.java

The SpcmRegs class defines all constants that are used for the driver. The constants names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
...
public static final int SPC_M2CMD = 100;
public static final int M2CMD_CARD_RESET = 0x00000001;
public static final int M2CMD_CARD_WRITESETUP = 0x00000002;
public static final int M2CMD_CARD_START = 0x00000004;
public static final int M2CMD_CARD_ENABLETRIGGER = 0x0000008;
...
```

<u>SpcmErrors.java</u>

The SpcmErrors class contains all error codes that may be returned by the driver.

Examples

Examples for Java can be found on the USB stick in the directory /examples/java. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

Julia Programming Interface and Examples

Driver interface

The driver interface contains the following files. The files need to be included in the julia project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included.

file spcm drv.jl

The file contains the interface to the driver library and defines some needed constants. All functions of the Julia library are similar to the above explained standard driver functions.

```
hDevice::Int64 = spcm_hOpen(sDeviceName::String)
Cvoid spcm_vClose(hDevice::Int64)
dwErr::UInt32, lValue::Int32 = spcm_dwGetParam_i32(hDevice::Int64, lRegister::Int32)
dwErr::UInt32, 11Value::Int64 = spcm_dwGetParam_i64(hDevice::Int64, 1Register::Int32)
dwErr::UInt32, dValue::Float64 = spcm_dwGetParam_d64(hDevice::Int64, lRegister::Int32)
dwErr::UInt32 = spcm_dwSetParam_i32(hDevice::Int64, lRegister::Int32, lValue::Int32)
dwErr::UInt32 = spcm_dwSetParam_i64(hDevice::Int64, lRegister::Int32, llValue::Int64)
dwErr::UInt32 = spcm_dwSetParam_d64(hDevice::Int64, lRegister::Int32, dValue::Float64)
dwErr::UInt32 = spcm_dwDefTransfer_i64(hDevice::Int64, lBufType::Int32, lDirection::Int32,
                                              dwNotifySize::UInt32, pDataBuffer::Array{Int16,1},
                                              qwBrdOffs::UInt64, qwTransferLen::UInt64)
dwErr::UInt32 = spcm_dwDefTransfer_i64(hDevice::Int64, lBufType::Int32, lDirection::Int32,
                                              dwNotifySize::UInt32, pDataBuffer::Array{Int8,1},
                                              qwBrdOffs::UInt64, qwTransferLen::UInt64)
dwErr::UInt32 = spcm_dwInvalidateBuf(hDevice::Int64, lBufType::Int32)
dwErr::UInt32, dwErrReg::UInt32, lErrVal::Int32, sErrText::String = spcm dwGetErrorInfo i32(hDevice::Int64)
dwErr::UInt32, dwErrReg::UInt32, llErrVal::Int64, sErrText::String = spcm_dwGetErrorInfo_i64(hDevice::Int64)
dwErr::UInt32, dwErrReg::UInt32, dErrVal::Float64, sErrText::String = spcm_dwGetErrorInfo_d64(hDevice::Int64)
```

<u>file regs.jl</u>

The regs. jl file defines all constants that are used for the driver. The constant names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
const SPC_M2CMD
                                    = Int32(100)
                                                                # write a command
          M2CMD CARD RESET
                                       = Int32(1) # 0x00000001 # hardware reset
const
const
          M2CMD_CARD_WRITESETUP
                                       = Int32(2) # 0x00000002 # write setup only
          M2CMD CARD START
                                       = Int32(4) # 0x00000004 # start of card (including writesetup)
const
         M2CMD_CARD_ENABLETRIGGER
                                       = Int32(8) # 0x0000008 # enable trigger engine
const
# ...
```

file spcerr.jl

The spcerr.jl file contains all error codes that may be returned by the driver.

Examples

Examples for Julia can be found on USB-Stick in the directory /examples/julia. The directory contains the above mentioned include files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

LabVIEW driver and examples

A full set of drivers and examples is available for LabVIEW for Windows. Lab-VIEW for Linux is currently not supported. The LabVIEW drivers have their own manual. The LabVIEW drivers, examples and the manual are found on the USB stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the LabVIEW manual for installation and useage of the LabVIEW drivers for this card.




Image 44: LabVIEW driver oscilloscope example

MATLAB driver and examples

A full set of drivers and examples is available for Mathworks MATLAB for Windows (32 bit and 64 bit versions) and also for MATLAB for Linux (64 bit version). There is no additional toolbox needed to run the MATLAB examples and drivers.

The MATLAB drivers have their own manual. The MATLAB drivers, examples and the manual are found on the USB stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the MATLAB manual for installation and useage of the MATLAB drivers for this card.




Image 45: Spectrum MATLAB driver structure

SCAPP - CUDA GPU based data processing

Spectrum's CUDA Access for Parallel Processing

Modern GPUs (Graphic Processing Units) are designed to handle a large number of parallel operations. While a CPU offers only a few cores for parallel calculations, a GPU can offer thousands of cores. This computing capabilities can be used for calculations using the Nvidia CUDA interface. Since bus bandwidth and CPU power are often a bottleneck in calculations, CUDA Remote Direct



Memory Access (RDMA) can be used to directly transfer data from/to a Spectrum Digitizer/Generator to/from a GPU card for processing, thus avoiding the transfer of raw data to the host memory and benefiting from the computational power of the GPU.

For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing).

The SCAPP SDK allows a direct link between Spectrum digitizers or generators and CUDA based GPU cards. Once data is available to the GPU, users can harness the processing power of the GPU's massive number of processing cores and large, ultra-high-speed GPU memory. SCAPP uses an RDMA (Linux only) process to send data at the digitizers full PCle transfer speed to the GPU card. The SDK includes a set of examples for interaction between the digitizer or generator and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data de-multiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.




Image 46: GPU usage with SCAPP SDK: data transfer options

Please follow the description in the SCAPP manual for installation and usage of the SCAPP drivers for this card.


Programming the Board

Overview

The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focused on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:



If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".

Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a separated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are written in C/C++ and can be used with any C/C++ compiler for Windows or Linux.

Complete C/C++ Example

<pre>#include ``/c_header/dlltyp.h" #include ``/c_header/regs.h" #include ``/c_header/spcm_drv.h"</pre>	
<pre>#include <stdio.h></stdio.h></pre>	
int main()	
{	
drv_handle hDrv;	<pre>// the handle of the device</pre>
int32 lCardType;	<pre>// a place to store card information</pre>
hDrv = spcm_hOpen ("/dev/spcm0");	<pre>// Opens the board and gets a handle</pre>
if (!hDrv)	<pre>// check whether we can access the card</pre>
return -1;	
<pre>spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType);</pre>	
printf ("Found card M2i/M3i/M4i/M4x/M2p/M5i.%04x in the s	<pre>ystem\n", lCardType & TYP_VERSIONMASK);</pre>
<pre>spcm_vClose (hDrv);</pre>	
return 0;	
}	

Initialization

Before using the card it is necessary to open the kernel device to access the hardware. It is only possible to use every device exclusively using the handle that is obtained when opening the device. Opening the same device twice will only generate an error code. After ending the driver use the device has to be closed again to allow later re-opening. Open and close of driver is done using the spcm_hOpen and spcm_v-Close function as described in the "Driver Functions" chapter before.

Open/Close Example

```
drv_handle hDrv; // the handle of the device
hDrv = spcm_hOpen ("/dev/spcm0"); // Opens the board and gets a handle
if (!hDrv) // Check whether we can access the card
{
printf "Open failed\n");
return -1;
}
... do any work with the driver
spcm_vClose (hDrv);
return 0;
```

Initialization of Remote Products

The only step that is different when accessing remotely controlled cards or digitizerNETBOXes is the initialization of the driver. Instead of the local handle one has to open the VISA string that is returned by the discovery function. Alternatively it is also possible to access the card directly without discovery function if the IP address of the device is known.

```
drv_handle hDrv; // the handle of the device
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR"); // Opens the remote board and gets a handle
if (!hDrv) // CPIP::192.168.169.14::INSTR"); // Opens the remote board and gets a handle
{
printf "Open of remote card failed\n");
return -1;
}
...
```

Multiple cards are opened by indexing the remote card number:

```
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR"); // Opens the remote board #0
// or alternatively
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST0::INSTR"); // Opens the remote board #0
// all other boards require an index:
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST1::INSTR"); // Opens the remote board #1
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST2::INSTR"); // Opens the remote board #2
```

Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.


The driver is then locked until the error is read out using the error function spcm_dwGetErrorInfo_i32. Any calls to other functions will just return the error code ERR_LASTERR showing that there is an error to be read out.



This error locking functionality will prevent the generation of unseen false commands and settings that may lead to totally unexpected behavior. For sure there are only errors locked that result on false commands or settings. Any error code that is generated to report a condition to the user won't lock the driver. As example the error code ERR_TIMEOUT showing that the a timeout in a wait function has occurred won't lock the driver and the user can simply react to this error code without reading the complete error function.

As a benefit from this error locking it is not necessary to check the error return of each function call but just checking the error function once at the end of all calls to see where an error occurred. The enhanced error function returns a complete error description that will lead to the call that produces the error.

Example for error checking at end using the error text from the driver:




This short program then would generate a printout as:

Error ocurred at register SPC_MEMSIZE with value -345: value not allowed

All error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.

Any of the parameters of the spcm_dwGetErrorInfo_i32 function can be used to obtain detailed information on the error. If one is not interested in parts of this information it is possible to just pass a NULL (zero) to this variable like shown in the example. If one is not interested in the error text but wants to install its own error handler it may be interesting to just read out the error generating register and value.

Example for error checking with own (simple) error handler:



Gathering information from the card

When opening the card the driver library internally reads out a lot of information from the on-board eeprom. The driver also offers additional information on hardware details. All of this information can be read out and used for programming and documentation. This chapter will show all general information that is offered by the driver. There is also some more information on certain parts of the card, like clock machine or trigger machine, that is described in detail in the documentation of that part of the card.

All information can be read out using one of the spcm_dwGetParam functions. Please stick to the "Driver Functions" chapter for more details on this function.

Card type

The card type information returns the specific card type that is found under this device. When using multiple cards in one system it is highly recommended to read out this register first to examine the ordering of cards. Please don't rely on the card ordering as this is based on the BIOS, the bus connections and the operating system.

Table 8: Spectrum API: Card Type Register

Register	Value	Direction	Description
SPC_PCITYP	2000	read	Type of board as listed in the table below.

The SPC_PCITYP register can be used to read the numeric card type as well as a full name of the card using the spcm_dwGetParam_ptr function:

<pre>// read out the numeric card type as shown in the list below spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType);</pre>	
<pre>// read out the official name of the card char acCardType[20] = {}; spcm_dwGetParam_ptr (hCard, SPC_PCITYP, acCardType, sizeof (ac</pre>	CardType));
<pre>// printout both information: printf ("Found: %s (decimal: %d)\n", acCardType, lCardType);</pre>	

One of the following values is returned, when reading this register. Each card has its own card type constant defined in regs.h. Please note that when reading the card information as a hex value, the lower word shows the digits of the card name while the upper word is a indication for the used bus type.

Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal	Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal
M2p.5911-x4	TYP_M2P5911_X4	95911h	612625				
M2p.5912-x4	TYP_M2P5912_X4	95912h	612626				
M2p.5916-x4	TYP_M2P5916_X4	95916h	612630				
M2p.5913-x4	TYP_M2P5913_X4	95913h	612627				
M2p.5920-x4	TYP_M2P5920_X4	95920h	612640	M2p.5940-x4	TYP_M2P5940_X4	95940h	612672
M2p.5921-x4	TYP_M2P5921_X4	95921h	612641	M2p.5941-x4	TYP_M2P5941_X4	95941h	612673
M2p.5922-x4	TYP_M2P5922_X4	95922h	612642	M2p.5942-x4	TYP_M2P5942_X4	95942h	612674
M2p.5926-x4	TYP_M2P5926_X4	95926h	612646	M2p.5946-x4	TYP_M2P5946_X4	95946h	612678
M2p.5923-x4	TYP_M2P5923_X4	95923h	612643	M2p.5943-x4	TYP_M2P5943_X4	95943h	612675
M2p.5930-x4	TYP_M2P5930_X4	95930h	612656	M2p.5960-x4	TYP_M2P5960_X4	95960h	612704
M2p.5931-x4	TYP_M2P5931_X4	95931h	612657	M2p.5961-x4	TYP_M2P5961_X4	95961h	612705
M2p.5932-x4	TYP_M2P5932_X4	95932h	612658	M2p.5962-x4	TYP_M2P5962_X4	95962h	612706
M2p.5936-x4	TYP_M2P5936_X4	95936h	612662	M2p.5966-x4	TYP_M2P5966_X4	95966h	612710
M2p.5933-x4	TYP_M2P5933_X4	95933h	612659	M2p.5963-x4	TYP_M2P5963_X4	95963h	612707

Table 9: Overview of all M2p.59xx card types with their definitions and values

Hardware and PCB version

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the star-hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Register	Value	Direction	Description
SPC_PCIVERSION	2010	read	Base card version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_BASEPCBVERSION	2014	read	Base card PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post deci- mal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.
SPC_PCIMODULEVERSION	2012	read	Module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_MODULEAPCBVERSION	2015	read	Module A PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post deci- mal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.
SPC_MODULEBPCBVERSION	2016	read	Module B PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post deci- mal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

If your board has an additional piggy-back extension module mounted you can get the hardware version with the following register.

Table 11: Spectrum API: Registers of hardware and PCB version of optional extension card

Register	Value	Direction	Description
SPC_PCIEXTVERSION	2011	read	Extension module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_EXTPCBVERSION	2017	read	Extension module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

If your board has an additional digital I/O extension module mounted (option -DigSMB or -DigFX2) you can get the hardware version with the following register.

Table 12: Spectrum API: Registers of hardware and PCB version of optional digital extension module

Register	Value	Direction	Description
SPC_PCIDIGVERSION	2018	read	Digital I/O module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_DIGPCBVERSION	2019	read	Digital I/O module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

Firmware versions

All the cards from Spectrum typically contain multiple programmable devices such as FPGAs, CPLDs and the like. Each of these have their own dedicated firmware version. This version information is readable for each device through the various version registers. Normally you do not need this information but if you have a support question, please provide us with this information. Please note that number of devices and hence the readable firmware information is card series dependent:

Register	Value	Direction	Description			Availa	ıble for		
				M2i	M3i	M4i	M4x	M2p	M5i
SPCM_FW_CTRL	210000	read	Main control FPGA version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	Х	Х	Х	Х	Х	Х
SPCM_FW_CTRL_GOLDEN	210001	read	Main control FPGA golden version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the golden (recovery) firmware, the type has always a value of 2.	-	-	Х	х	х	х
SPCM_FW_CLOCK	210010	read	Clock distribution version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	Х	-	-	-	-	-
SPCM_FW_CONFIG	210020	read	Configuration controller version: the upper 16 bit show the firm- ware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.		Х	-	-	_	_
SPCM_FW_MODULEA	210030	read	Front-end module A version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.		Х	Х	Х	Х	-
SPCM_FW_MODULEB	210031	read	Front-end module B version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1. The version is zero if no second front-end module is installed on the card.		-	-	-	х	_
SPCM_FW_MODEXTRA	210050	read	Extension module (Star-Hub) version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1. The version is zero if no extension module is installed on the card.		Х	Х	_	х	Х
SPCM_FW_POWER	210060	read	Power controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	-	-	Х	Х	х	Х

Table 13: Spectrum API: Register overview of firmware versions

Cards that do provide a golden recovery image for the main control FPGA, the currently booted firmware can additionally read out:

Table 14: Spectrum API: Register overview of reading current firmware

Register	Value	Direction	Description		-	-			-
				M2i	M3i	M4i	M4x	M2p	M5i
SPCM_FW_CTRL_ACTIVE	210002	read	Cards that do provide a golden (recovery) firmware additionally have a register to read out the version information of the cur- rently loaded firmware version string, to determine if it is stand- ard or golden. The hexadecimal 32bit format is: TVVVUUUUh T: the currently booted type (1: standard, 2: golden) V: the version U: unused, in production versions always zero	_	_	x	X	X	x

Production date

This register informs you about the production date, which is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Table 15: Spectrum API: production date register

Register	Value	Direction	Description
SPC_PCIDATE	2020	read	Production date: week in bits 31 to 16, year in bits 15 to 0

The following example shows how to read out a date and how to interpret the value:

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIDATE, &lProdDate);
printf ("Production: week &d of year &d\n", (lProdDate >> 16) & 0xffff, lProdDate & 0xffff);
```

Last calibration date (analog cards only)

This register informs you about the date of the last factory calibration. When receiving a new card this date is similar to the delivery date when the production calibration is done. When returning the card to calibration this information is updated. This date is not updated when the user does an on-board calibration. The date is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Table 16: Spectrum API: calibration date register

Register	Value	Direction	Description
SPC_CALIBDATE	2025	read	Last calibration date: week in bit 31 to 16, year in bit 15 to 0

Serial number

This register holds the information about the serial number of the board. This number is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

Table 17: Spectrum API: hardware serial number register

Register	Value	Direction	Description
SPC_PCISERIALNO	2030	read	Serial number of the board

Maximum possible sampling rate

This register gives you the maximum possible sampling rate the board can run. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum sampling rate and the number of activated channels please refer to the according chapter.

Table 18: Spectrum API: maximum sampling rate register

	-		
Register	Value	Direction	Description
SPC_PCISAMPLERATE	2100	read	Maximum sampling rate in Hz as a 64 bit integer value

Installed memory

This register returns the size of the installed on-board memory in bytes as a 64 bit integer value. If you want to know the amount of samples you can store, you must regard the size of one sample of your card. All 7 bit and 8 bit A/D and D/A cards use only one byte per sample, while all other A/D and D/A cards with 12, 14 and 16 bit resolution use two bytes to store one sample. All digital cards need one byte to store 8 data bits.

Table 19: Spectrum API: installed memory registers. 32 bit read is limited to a maximum of 1 GByte

Register	Value	Direction	Description
SPC_PCIMEMSIZE	2110	read _i32	Installed memory in bytes as a 32 bit integer value. Maximum return value will 1 GByte. If more mem- ory is installed this function will return the error code ERR_EXCEEDINT32.
SPC_PCIMEMSIZE	2110	read _i64	Installed memory in bytes as a 64 bit integer value

The following example is written for a "two bytes" per sample card (12, 14 or 16 bit board), on any 8 bit card memory in MSamples is similar to memory in MBytes.

```
spcm_dwGetParam_i64 (hDrv, SPC_PCIMEMSIZE, &llInstMemsize);
printf ("Memory on card: %d MBytes\n", (int32) (llInstMemsize /1024/1024));
printf (" : %d MSamples\n", (int32) (llInstMemsize /1024/1024/2));
```

Installed features and options

The SPC_PCIFEATURES register informs you about the features, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit. In the table below you will find every feature that may be

installed on a M2i/M3i/M4i/M4x/M2p/M5i card. Please refer to the ordering information to see which of these features are available for your card series.

Table 20: Spectrum API: Feature Register and available feature flags

ister Value		Direction	Description
PCIFEATURES	2120	read PCI feature register. Holds the installed features and options as a bitfield. The read value masked out with one of the masks below to get information about one certain feature.	
SPCM_FEAT_MULTI	lh	Is set if the feature Multiple Recording / Multiple Replay is available.	
SPCM_FEAT_GATE	2h	Is set if the fe	ature Gated Sampling / Gated Replay is available.
SPCM_FEAT_DIGITAL	4h	Is set if the fe	ature Digital Inputs / Digital Outputs is available.
SPCM_FEAT_TIMESTAMP	8h	Is set if the fe	ature Timestamp is available.
SPCM_FEAT_STARHUB6_EXTM	20h	Is set on the c	ard, that carries the star-hub extension or piggy-back module for synchronizing up to 6 cards (M2p)
SPCM_FEAT_STARHUB8_EXTM	20h	Is set on the c	ard, that carries the star-hub extension or piggy-back module for synchronizing up to 8 cards (M4i).
SPCM_FEAT_STARHUB4	20h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 4 cards (M3i).
SPCM_FEAT_STARHUB5	20h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 5 cards (M2i).
SPCM_FEAT_STARHUB16_EXTM	40h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2p).
SPCM_FEAT_STARHUB8	40h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 8 cards (M3i and M5i).
SPCM_FEAT_STARHUB16	40h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2i).
SPCM_FEAT_ABA	80h	Is set if the feature ABA mode is available.	
SPCM_FEAT_BASEXIO	100h	Is set if the extra BaseXIO option is installed. The lines can be used for asynchronous digital I/O, extra trigger or timestamp reference signal input.	
SPCM_FEAT_AMPLIFIER_10V	200h	Arbitrary Waveform Generators only: card has additional set of calibration values for amplifier card.	
SPCM_FEAT_STARHUBSYSMASTER	400h	Is set in the card that carries a System Star-Hub Master card to connect multiple systems (M2i).	
SPCM_FEAT_DIFFMODE	800h	M2i.30xx series only: card has option -diff installed for combining two SE channels to one differential channel.	
SPCM_FEAT_SEQUENCE	1000h	Only availab	le for output cards or I/O cards: Replay sequence mode available.
SPCM_FEAT_AMPMODULE_10V	2000h	Is set on the c	ard that has a special amplifier module for mounted (M2i.60xx/61xx only).
SPCM_FEAT_STARHUBSYSSLAVE	4000h	Is set in the co	ard that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M
SPCM_FEAT_NETBOX	8000h	The card is p	hysically mounted within a digitizerNETBOX, generatorNETBOX or hybridNETBOX.
SPCM_FEAT_REMOTESERVER	10000h	Support for th	ne Spectrum Remote Server option is installed on this card.
SPCM_FEAT_SCAPP	20000h	Support for th (M5i, M4i an	ne SCAPP option allowing CUDA RDMA access to supported graphics cards for GPU calculations ad M2p)
SPCM_FEAT_DIG16_SMB	40000h	M2p: Set if o	ption M2p.xxxx-DigSMB is installed, adding16 additional digital I/Os via SMB connectors.
SPCM_FEAT_DIG16_FX2	80000h	M2p: Set if o	ption M2p.xxxx-DigFX2 is installed, adding16 additional digital I/Os via FX2 multipin connectors.
SPCM_FEAT_DIGITALBWFILTER	100000h	A digital (bo>	ccar) bandwidth filter is available that can be globally enabled/disabled for all channels.
SPCM_FEAT_CUSTOMMOD_MASK	F0000000h	been special	bit of the feature register is used to mark special custom modifications. This is only used if the card h y customized. Please refer to the extra documentation for the meaning of the custom modifications. or M5i, M4i, M4x and M2p cards see "Custom modifications" chapter instead.

The following example demonstrates how to read out the information about one feature.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
if (lFeatures & SPCM_FEAT_DIGITAL)
    printf("Option digital inputs/outputs is installed on your card");
```

The following example demonstrates how to read out the custom modification code.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
lCustomMod = (lFeatures >> 28) & 0xF;
if (lCustomMod != 0)
    printf("Custom modification no. %d is installed.", lCustomMod);
```

Installed extended Options and Features

Some cards (such as M5i/M4i/M4x/M2p cards) can have advanced features and options installed. This can be read out with the following register:

Regis	ter	Value	Direction Description	
SPC_P	CIEXTFEATURES	2121	read PCI extended feature register. Holds the installed extended features and options as a bit read value must be masked out with one of the masks below to get information about on ture.	
	SPCM_FEAT_EXTFW_SEGSTAT	1h	Is set if the firmware option "Block Statistics" is installed on the board, which allows certain statistics to be on-boar calculated for data being recorded in segmented memory modes, such as Multiple Recording or ABA.	
	SPCM_FEAT_EXTFW_SEGAVERAGE	2h	Is set if the firmware option "Block Average" is installed on the board, which allows on-board hardware averaging data being recorded in segmented memory modes, such as Multiple Recording or ABA.	
	SPCM_FEAT_EXTFW_BOXCAR	4h	Is set if the firmware mode "Boxcar Average" is supported in the installed firmware version.	
	SPCM_FEAT_EXTFW_PULSEGEN	8h	Is set if the firmware mode "Pulse Generator" is installed on the board, which allows generation of pulses for outp on the card's multi-purpose I/O lines (XIO).	

Table 21: Spectrum API: Extended feature register and available extended feature flags

Miscellaneous Card Information

Some more detailed card information, that might be useful for the application to know, can be read out with the following registers:

Register	Value	Direction	Description
SPC_MIINST_MODULES	1100	read	Number of the installed front-end modules on the card.
SPC_MIINST_CHPERMODULE	1110	read	Number of channels installed on one front-end module.
SPC_MIINST_BYTESPERSAMPLE	1120	read	Number of bytes used in memory by one sample.
SPC_MIINST_BITSPERSAMPLE	1125	read	Resolution of the samples in bits.
SPC_MIINST_MAXADCVALUE	1126	read	Decimal code of the full scale value.
SPC_MIINST_MINEXTCLOCK	1145	read	Minimum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MAXEXTCLOCK	1146	read	Maximum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MINEXTREFCLOCK	1148	read	Minimum external clock that can be fed in as a reference clock.
SPC_MIINST_MAXEXTREFCLOCK	1149	read	Maximum external clock that can be fed in as a reference clock.
SPC_MIINST_ISDEMOCARD	1175	read	Returns a value other than zero, if the card is a demo card.

Table 22: Spectrum API: register overview of miscellaneous cards information

Function type of the card

This register register returns the basic type of the card:

Table 23: Spectrum API: register card function type and possible types

Register	r	Value	Direction Description		
SPC_FNC	CTYPE	2001	read Gives information about what type of card it is.		
	SPCM_TYPE_AI	1h	Analog input c	Analog input card (analog acquisition; the M2i.4028 and M2i.4038 also return this value)	
	SPCM_TYPE_AO	2h	Analog output card (arbitrary waveform generators)		
	SPCM_TYPE_DI	4h	Digital input card (logic analyzer card)		
	SPCM_TYPE_DO	8h	Digital output card (pattern generators)		
	SPCM_TYPE_DIO	10h	Digital I/O (inp	Digital I/O (input/output) card, where the direction is software selectable.	

Used type of driver

This register holds the information about the driver that is actually used to access the board. Although the driver interface doesn't differ between Windows and Linux systems it may be of interest for a universal program to know on which platform it is working.

Table 24: Spectrum API: register driver type information and possible driver types

Register	r	Value	Direction Description	
SPC_GET	DRVTYPE	1220	read	Gives information about what type of driver is actually used
	DRVTYP_LINUX32	1	Linux 32bit driver is used	
	DRVTYP_WDM32	4	Windows WDM 32bit driver is used (XP/Vista/Windows 7/8/10/11).	
	DRVTYP_WDM64	5	Windows WDM 64bit driver is used by 64bit application (XP64/Vista/Windows 7/8/10/11).	
	DRVTYP_WOW64	6	Windows WDM 64bit driver is used by 32bit application (XP64/Vista/Windows 7/8/10/11).	
	DRVTYP_LINUX64	7	Linux 64bit driver is used	

Driver version

This register holds information about the currently installed driver library. As the drivers are permanently improved and maintained and new features are added user programs that rely on a new feature are requested to check the driver version whether this feature is installed.

Table 25: Spectrum API: driver version read register

Register	Value	Direction	Description
SPC_GETDRVVERSION	1200	read	Gives information about the driver library version

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

Kernel Driver version

This register informs about the actually used kernel driver. Windows users can also get this information from the device manager. Please refer to the "Driver Installation" chapter. On Linux systems this information is also shown in the kernel message log at driver start time.

Table 26: Spectrum API: kernel driver version read register

Register	Value	Direction	Description
SPC_GETKERNELVERSION	1210	read	Gives information about the kernel driver version.

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

The following example demonstrates how to read out the kernel and library version and how to print them.

```
spcm_dwGetParam_i32 (hDrv, SPC_GETDRVVERSION, &lLibVersion);
spcm_dwGetParam_i32 (hDrv, SPC_GETKERNELVERSION, &lKernelVersion);
printf("Kernel V %d.%d build %d\n",lKernelVersion >> 24, (lKernelVersion >> 16) & 0xff, lKernelVersion & 0xffff);
printf("Library V %d.%d build %d\n",lLibVersion >> 24, (lLibVersion >> 16) & 0xff, lLibVersion & 0xffff);
```

This small program will generate an output like this:

Kernel V 1.11 build 817			
Library V 1.1 build 854			

Custom modifications

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the Star-Hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Table 27: Spectrum API: custom modification register and different bitmasks to split the register in various hardware parts

Register	Value	Direction	Description		
SPCM_CUSTOMMOD	3130	read	Dedicated feature register used to mark special custom modifications of the base card and/or the front-end module and/or the Star-Hub module. This is only used if the card has been specially customized. Please refer to the extra documentation for the meaning of the custom modifications. This register is supported for all M5i, M4i, M4x, M2p cards and all digitizerNETBOX, generatorNETBOX or hybridNETBOX based upon these series of cards.		
SPCM_CUSTOMMOD_BASE_MASK	000000FFh	Mask for the c	Mask for the custom modification of the base card.		
SPCM_CUSTOMMOD_MODULE_MASK	0000FF00h	Mask for the custom modification of the front-end module(s).			
SPCM_CUSTOMMOD_STARHUB_MASK	00FF0000h	Mask out custo	m modification of the Star-Hub module.		

<u>Reset</u>

Every Spectrum card can be reset by software. Concerning the hardware, this reset is the same as the power-on reset when starting the host computer. In addition to the power-on reset, the reset command also brings all internal driver settings to a defined default state. A software reset is automatically performed, when the driver is first loaded after starting the host system.

Performing a board reset can be easily done by the related board command mentioned in the following table.

Table 28: Spectrum API: command register and reset command

Register	1	Value	Direction Description	
SPC_M20	CMD	100	w Command register of the board.	
	M2CMD_CARD_RESET	1h	A software and hardware reset is done for the board. All settings are set to the default values. The data in the board's on-board memory will be no longer valid. Any output signals like trigger or clock output will be disabled.	

Analog Inputs

Channel Selection

One key setting that influences all other possible settings is the channel enable register. A unique feature of the Spectrum cards is the possibility to program the number of channels you want to use. All on-board memory can then be used by these activated channels.

This description shows you the channel enable register for the complete card family. However, your specific board may have less channels depending on the card type that you have purchased and therefore does not allow you to set the maximum number of channels shown here.

Table 29: Spectrum API: channel enable register: used to select the channels for the next acquisition/generation

Register	Value		Direction	Description
SPC_CHENABLE	11000)	read/write	Sets the channel enable information for the next board run.
	hex.	dec.		
CHANNELO	1h	1	Activates chan	nel O
CHANNEL1	2h	2	Activates chan	nel 1
CHANNEL2	4h	4	Activates chan	nel 2
CHANNEL3	8h	8	Activates chan	nel 3
CHANNEL4	1 Oh	16	Activates chan	nel 4
CHANNEL5	20h	32	Activates chan	nel 5
CHANNEL6	40h	64	Activates chan	nel 6
CHANNEL7	80h	128	Activates chan	nel 7

The channel enable register is set as a bitmap. That means that one bit of the value corresponds to one channel to be activated. To activate more than one channel the values have to be combined by a bitwise OR.

Single-ended channels

1 single-ended channel enabled

Any one of the installed channels can be enabled. The following table shows example settings for the channel enable register:

	Channels to activate							Insta	Illed cha	nnels on	card	Value to program		
ChC	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	1	2	4	8	Constant from regs.h	hex	decimal
Х								Х	Х	Х	Х	CHANNELO	1h	1
			Х					n.a.	n.a.	Х	Х	CHANNEL3	8h	8
						Х		n.a.	n.a.	n.a.	Х	CHANNEL6	40h	64

2 single-ended channels enabled

Any two of the installed channels can be enabled. The following table shows three example settings for the channel enable register:

		Ch	annels	to activ	ate			Insta	lled cha	nnels on	card	Value to program				
Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	1	2	4	8	Constant from regs.h	hex	decimal		
Х	Х							n.a.	Х	Х	Х	CHANNELO CHANNELI	3h	3		
	Х		Х					n.a.	n.a.	Х	Х	CHANNEL1 CHANNEL3	Ah	10		
			Х				Х	n.a.	n.a.	n.a.	Х	CHANNEL3 CHANNEL7	88h	136		

4 single-ended channels enabled

Any four of the installed channels can be enabled. The following table shows three example settings for the channel enable register:

										nnels on	card	Value to program		
Ch0	h0 Ch1 Ch2 Ch3 Ch4 Ch5 Ch6 Ch7					Ch7	1	2	4	8	Constant from regs.h	hex	decimal	
Х	Х	Х	Х					n.a.	n.a.	Х	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	Fh	15
	Х		Х	Х			Х	n.a.	n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL4 CHANNEL7	9Ah	154
		Х	Х			Х	Х	n.a.	n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL6 CHANNEL7	CCh	204

<u>8 single-ended channels enabled</u>

	Channels to activate						Insta	lled cha	nnels on	card	Value to program				
Ch	0 CI	Ch 1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	1	2	4	8	Constant from regs.h	hex	decimal
Х		Х	Х	Х	Х	Х	Х	Х	n.a.	n.a.	n.a.	Х	CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3 CHANNEL4 CHANNEL5 CHANNEL6 CHANNEL7	FFh	255

Any channel activation mask that tries to enables a number of channels other than one, two, four or eight channels is not valid. If programming an other channel activation, the driver will return with an error code ERR_VALUE.



Example showing how to activate 4 single-ended channels:

spcm dwSetParam i32 (hDrv, SPC CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);

To help user programs it is also possible to read out the number of activated channels that correspond to the currently programmed bitmap.

Table 30: Spectrum API: channel count register t	o read back the	number of currer	ntly activated channels
Register	Value	Direction	Description
SPC_CHCOUNT	11001	read	Reads back the number of currently activated channels.

Reading out the channel enable information can be done directly after setting it or later like this:

spcm dwSetParam i32	(hDrv, SPC CHENABLE, CHANNEL0 CHANNEL1);	
spcm_dwGetParam_i32	(hDrv, SPC_CHENABLE, &lActivatedChannels);	
spcm_dwGetParam_i32	(hDrv, SPC_CHCOUNT, &lChCount);	
printf ("Activated c	hannels bitmask is: 0x%08x\n", lActivatedChannels);	
printf ("Number of a	ctivated channels with this bitmask: %d\n", lChCount);	

Assuming that the two channels are available on your card the program will have the following output:

```
Activated channels bitmask is: 0x00000003
Number of activated channels with this bitmask: 2
```

Differential Inputs

In addition to the normal single-ended inputs this board is also equipped with true differential inputs.


On card models, that offer more single-ended channels than differential channels (M2p.59x2 and M2p.59x3) the card will, when using channels in differential mode, use two adjacent single-ended inputs and combine them to one true-differential channel. The channel with the even number (Ch0, Ch2, Ch4 or Ch6) will be the input for the positive phase (+) and the channel with the next higher odd number (Ch1, Ch3, Ch5 or Ch7) will be used for the negative phase (-).

On card models that offer the same number of differential as single-ended channels (M2p.59x0, M2p.59x2 and M2p.59x6) each channel has two dedicated inputs one for the positive phase (+) and one for the negative phase (-) of the true-differential channel.

When the inputs are used in differential mode the A/D converter measures the difference between the two lines with regards to system ground. The connector for the positive signal (channel x) is used in single-ended and in differential mode, while the connector for the negative input (channel (x+1)) is used in differential mode for the negative phase.

Even in differential mode the inputs relate to system ground. The inputs are not isolated, so no connection to levels above the maximum over-voltage protection in relation to GND is allowed !

The following drawing shows the difference (also in the meaning of the maximum amplitude) between single-ended and differential input:



inage 47 . Levels of amerennial signals in comparison to single-ended signals

As you can see in the block diagram mentioned earlier in this manual, the internal conversion from differential to single ended is done after the offset correction stage. As a result all the offset settings mentioned before can only be used with single-ended inputs.

You can change between single-ended and differential mode separately for every even input channel by setting the relating register shown in one of the following tables:

M2p.59x2, M2p.59x3:

Table 31: Spectrum API: registers for differential mode setup, card with multiplexed channels (one differential or two single-ended)

Register	Value	Direction	Description
SPC_DIFF0	30040	r/w	Set channel 0 to differential mode using channel 1 as negative input. The default mode is single-ended.
SPC_DIFF2	30240	r/w	Set channel 2 to differential mode using channel 3 as negative input. The default mode is single-ended.
SPC_DIFF4	30440	r/w	Set channel 4 to differential mode using channel 5 as negative input. The default mode is single-ended.
SPC_DIFF6	30640	r/w	Set channel 6 to differential mode using channel 7 as negative input. The default mode is single-ended.

M2p.59x0, M2p.59x1, M2p.59x6:

Table 32: Spectrum API: registers for differential mode setup, card with multiplexed channels (one differential or one single-ended)

Register	Value	Direction	Description
SPC_DIFF0	30040	r/w	Set channel 0 to differential mode. The default mode is single-ended.
SPC_DIFF1	30140	r/w	Set channel 1 to differential mode. The default mode is single-ended.
SPC_DIFF2	30240	r/w	Set channel 2 to differential mode. The default mode is single-ended.
SPC_DIFF3	30340	r/w	Set channel 3 to differential mode. The default mode is single-ended.

1 differential channel enabled

The following table shows all allowed settings for the channel enable register when only activating one channel

	C	hanr	nels	to ac	tivat	e			C	ard Type	es		Value to program		ĺ	SPC_DIFFx register to be
0	1	2	3	4	5	6	7	59x0	59x1	59x6	59x2	59x3	Constant from regs.h	hex	decimal	enabled
Х								Х	Х	Х	Х	Х	CHANNELO	01h	1	SPC_DIFF0
	Х							n.a.	Х	Х	n.a.	n.a.	CHANNEL1	02h	2	SPC_DIFF1
		Х						n.a.	n.a.	Х	Х	Х	CHANNEL2	04h	4	SPC_DIFF2
			Х					n.a.	n.a.	Х	n.a.	n.a.	CHANNEL3	08h	8	SPC_DIFF3
				Х				n.a.	n.a.	n.a.	n.a.	Х	CHANNEL4	10h	16	SPC_DIFF4
					Х			n.a.	n.a.	n.a.	n.a.	n.a.	CHANNEL5	20h	32	SPC_DIFF5
						Х		n.a.	n.a.	n.a.	n.a.	Х	CHANNEL6	40h	64	SPC_DIFF6
							Х	n.a.	n.a.	n.a.	n.a.	n.a.	CHANNEL7	80h	128	SPC_DIFF7

2 differential Channels enabled

The following table show all allowed settings for the channel enable register when activating two channels

	(Chan	nels	to a	ctiva	te			C	ard Type	es		Value to program			SPC_DIFFx register to be
0	1	2	3	4	5	6	7	59x0	59x1	59x6	59x2	59x3	Constant from regs.h	hex	decimal	enabled
Х	Х							n.a.	Х	Х	n.a.	n.a.	CHANNELO CHANNEL1	03h	3	SPC_DIFFO, SPC_DIFF1
Х		Х						n.a.	n.a.	Х	Х	Х	CHANNELO CHANNEL2	05h	5	SPC_DIFF0, SPC_DIFF2
Х			Х					n.a.	n.a.	Х	n.a.	n.a.	CHANNELO CHANNEL3	09h	9	SPC_DIFF0, SPC_DIFF3
Х				Х				n.a.	n.a.	n.a.	n.a.	Х	CHANNELO CHANNEL4	11h	17	SPC_DIFF0, SPC_DIFF4
Х						Х		n.a.	n.a.	n.a.	n.a.	Х	CHANNELO CHANNEL6	41h	65	SPC_DIFF0, SPC_DIFF6
	Х	Х						n.a.	n.a.	Х	n.a.	n.a.	CHANNEL1 CHANNEL2	06h	6	SPC_DIFF1, SPC_DIFF2
	Х		Х					n.a.	n.a.	Х	n.a.	n.a.	CHANNEL1 CHANNEL3	0Ah	10	SPC_DIFF1, SPC_DIFF3
		Х	Х					n.a.	n.a.	Х	n.a.	n.a.	CHANNEL2 CHANNEL3	0Ch	12	SPC_DIFF2, SPC_DIFF3
		Х		Х				n.a.	n.a.	n.a.	n.a.	Х	CHANNEL2 CHANNEL4	14h	20	SPC_DIFF2, SPC_DIFF4
		Х				Х		n.a.	n.a.	n.a.	n.a.	Х	CHANNEL2 CHANNEL6	44h	68	SPC_DIFF2, SPC_DIFF6
				Х		Х		n.a.	n.a.	n.a.	n.a.	Х	CHANNEL4 CHANNEL6	50h	80	SPC_DIFF4, SPC_DIFF6

4 differential channels enabled

The following table show all allowed settings for the channel enable register when activating four channels

		С	hanı	nels	to ac	tiva	te	.		C	ard Type			Value to program			SPC_DIFFx register to be
()	1	2	3	4	5	6	7	59x0	59x1	59x6	59x2	59x3	Constant from regs.h	hex	decimal	enabled
	X	Х	Х	Х					n.a.	n.a.	Х	n.a.		CHANNELO CHANNELI CHANNEL2 CHANNEL3	OFh		SPC_DIFF0, SPC_DIFF1, SPC_DIFF2, SPC_DIFF3
	x		Х		Х		х		n.a.	n.a.	n.a.	n.a.		CHANNELO CHANNEL2 CHANNEL4 CHANNEL6	55h		SPC_DIFF0, SPC_DIFF2, SPC_DIFF4, SPC_DIFF6

Mixed single-ended and differential inputs

It is also possible to have a mixed setup of differential and single-ended channels. If in any of the above shown differential channel combination one or multiple channels should be single-ended instead, simply do not set the related SPC_DIFFx register.

Important note on channel selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the current series. There can be less channels on your actual type of board or bus-system. Please refer to the technical data section to get the actual number of available channels.



Setting up the inputs

Input ranges

This analog acquisition board uses separate input amplifiers and converters on each channel. This gives you the possibility to set up the desired and concerning your application best suiting input range also separately for each channel. The input ranges can easily be set by the corresponding input registers. The table below shows the available input registers and possible standard ranges for your type of board. As there are also modified version available with different input ranges it is recommended to read out the currently available input ranges as shown later in this chapter.

Register				
SPC_AMPO	30010	r/w	Defines the input range of channel0.	
SPC_AMP1	30110	r/w	Defines the input range of channel1.	
SPC_AMP2	30210	r/w	Defines the input range of channel2.	
SPC_AMP3	30310	r/w	Defines the input range of channel3.	
SPC_AMP4	30410	r/w	Defines the input range of channel4.	
SPC_AMP5	30510	r/w	Defines the input range of channel5.	
SPC_AMP6	30610	r/w	Defines the input range of channel6.	
SPC_AMP7	30710	r/w	Defines the input range of channel7.	
	200	± 200 mV cal	ibrated input range for the appropriate channel.	
	500	± 500 mV calibrated input range for the appropriate channel.		
	1000	± 1 V calibrated input range for the appropriate channel.		
	2000	± 2 V calibrated input range for the appropriate channel.		
	5000	± 5 V calibrated input range for the appropriate channel.		
	10000	± 10 V calibrated input range for the appropriate channel.		

Table 33: Spectrum API: input range register and available input range settings

Universal software that handles different card types can read out how many different input ranges are available on the actual board for each channel. This information can be obtained by using the read-only register shown in the table below.

Table 34: Spectrum API: register to read number of input ranges

Register	Value	Direction	Description
SPC_READIRCOUNT	3000	read	Informs about the number of the board's calibrated input ranges.

Additionally one can read out the minimum and the maximum value of each input range as shown in the table below. The number of input ranges is read out with the above shown register.

Register	Value	Direction	Description
SPC_READRANGEMIN0	4000	read	Gives back the minimum value of input range 0 in mV.
SPC_READRANGEMIN1	4001	read	Gives back the minimum value of input range 1 in mV.
SPC_READRANGEMIN2	4002	read	Gives back the minimum value of input range 2 in mV.
		read	
SPC_READRANGEMAX0	4100	read	Gives back the maximum value of input range 0 in mV.
SPC_READRANGEMAX1	4101	read	Gives back the maximum value of input range 1 in mV.
SPC_READRANGEMAX2	4102	read	Gives back the maximum value of input range 2 in mV.

The following example reads out the number of available input ranges and reads and prints the minimum and maximum value of all input ranges.

```
spcm_dwGetParam_i32 (hDrv, SPC_READIRCOUNT, &lNumberOfRanges);
for (i = 0; i < lNumberOfRanges; i++)
{
    spcm_dwGetParam_i32 (hDrv, SPC_READRANGEMIN0 + i, &lMinimumInputRage);
    spcm_dwGetParam_i32 (hDrv, SPC_READRANGEMAX0 + i, &lMaximumInputRange);
    printf ("Range %d: %d mV to %d mV\n", i, lMinimumInputRange, lMaximumInputRange);
    }
```

of ±100 %.

Input offset

In most cases the external signals will not be symmetrically related to ground. If you want to acquire such asymmetrical signals, it is possible to use the smallest input range that matches the biggest absolute signal amplitude without exceeding the range.

The figure at the right shows this possibility. But in this example you would leave half of the possible resolution unused.

It is much more efficient if you shift the signal on-board to be as symmetrical as possible and to acquire it within the best possible range.

This results in a much better use of the converters resolution.

On this acquisition boards from Spectrum you have the possibility to adjust the input offset separately for each channel.

The example in the right figure shows signals with a

range of ± 1.0 V that have offsets up to ± 1.0 V. So relat-

ed to the desired input range these signals have offsets

For compensating such offsets you can use the offset reg-

ister for each channel separately. If you want to compen-

sate the +100 % offset of the outer left signal, you would

have to set the offset to -100 % to compensate it.

ble offset ranges for your specific type of board.

As the offset levels are relatively to the related input

range, you have to calculate and set your offset again

The table below shows the offset registers and the possi-




Image 48: Spectrum API: using the input offset shifting to optimize the usage of the input range



Image 49: Spectrum API: effects of different input offset setting

Table 36: Spectrum API: input offset registers

when changing the input's range.

Register				Offset range
SPC_OFFS0	30000	r/w	Defines the input's offset and therefore shifts the input of channel0.	± 100 % in steps of 1 %
SPC_OFFS1	30100	r/w	Defines the input's offset and therefore shifts the input of channel1.	± 100 % in steps of 1 %
SPC_OFFS2	30200	r/w	Defines the input's offset and therefore shifts the input of channel2.	± 100 % in steps of 1 %
SPC_OFFS3	30300	r/w	Defines the input's offset and therefore shifts the input of channel3.	± 100 % in steps of 1 %
SPC_OFFS4	30400	r/w	Defines the input's offset and therefore shifts the input of channel4.	± 100 % in steps of 1 %
SPC_OFFS5	30500	r/w	Defines the input's offset and therefore shifts the input of channel5.	± 100 % in steps of 1 %
SPC_OFFS6	30600	r/w	Defines the input's offset and therefore shifts the input of channel6.	± 100 % in steps of 1 %
SPC_OFFS7	30700	r/w	Defines the input's offset and therefore shifts the input of channel7.	± 100 % in steps of 1 %

When writing a program that should run with different board families it is useful to just read-out the possible offset than can be programmed. You can use the following read only register to get the possible programmable offset range in percent

Table 37: Spectrum API: registers to read out the possible input offset settings range

Register	Value	Direction	Description
SPC_READOFFSMIN0	4200	read	Minimum programmable offset for input range 0 in percent
SPC_READOFFSMAX0	4100	read	Maximum programmable offset for input range 0 in percent
SPC_READOFFSMIN1	4201	read	Minimum programmable offset for input range 1 in percent
SPC_READOFFSMAX1	4101	read	Maximum programmable offset for input range 1 in percent

To give you an example how the registers of the input range and the input offset are to be used, the following example shows a setup to match all of the four signals in the second input offset figure to match the desired input range. Therefore every one of the four channels is set to the input range of ± 1.0 V. After that the four offset settings are set exactly as the offsets to be compensated, but with the opposite sign. The result is, that all four channels perfectly match the chosen input range.

Please note that this is a general example and the number of input channels may not match the number of channels of your card.

```
spcm_dwSetParam_i32 (hDrv, SPC_AMPO, 1000); // Set up channel0 to the range of ± 1.0 V
spcm_dwSetParam_i32 (hDrv, SPC_AMP1, 1000); // Set up channel1 to the range of ± 1.0 V
spcm_dwSetParam_i32 (hDrv, SPC_AMP2, 1000); // Set up channel2 to the range of ± 1.0 V
spcm_dwSetParam_i32 (hDrv, SPC_AMP3, 1000); // Set up channel3 to the range of ± 1.0 V
spcm_dwSetParam_i32 (hDrv, SPC_OFFS0, -100); // Set the input offset to get the signal symmetrically to 0.0 V
spcm_dwSetParam_i32 (hDrv, SPC_OFFS1, -50);
spcm_dwSetParam_i32 (hDrv, SPC_OFFS3, 100);
```

Input termination

All inputs of Spectrum's analog boards can be terminated separately with 50 Ohm by software programming. If you do so, please make sure that your signal source is able to deliver the higher output currents. If no termination is used, the inputs have an impedance of 1 Megaohm. The following table shows the corresponding register to set the input termination.

Table 38: Spectrum API:	register table for in	put termination settings

Register			
SPC_500HM0	30030	r/w	A $_{,\prime}$ 1" sets the 50 ohm termination for channelO. A $_{,\prime}$ 0" sets the termination to1 MOhm.
SPC_500HM1	30130	r/w	A $_{\prime\prime}$ 1 $^{\prime\prime}$ sets the 50 ohm termination for channel 1. A $_{\prime\prime}$ 0 $^{\prime\prime}$ sets the termination to 1 MOhm.
SPC_500HM2	30230	r/w	A $_{\rm *}1^{\rm \prime\prime}$ sets the 50 ohm termination for channel2. A $_{\rm *}0^{\rm \prime\prime}$ sets the termination to1 MOhm.
SPC_500HM3	30330	r/w	A $_{\prime\prime}1^{\prime\prime}$ sets the 50 ohm termination for channel3. A $_{\prime\prime}0^{\prime\prime}$ sets the termination to1 MOhm.
SPC_50OHM4	30430	r/w	A $_{\prime\prime}1^{\prime\prime}$ sets the 50 ohm termination for channel4. A $_{\prime\prime}0^{\prime\prime}$ sets the termination to1 MOhm.
SPC_50OHM5	30530	r/w	A "1" sets the 50 ohm termination for channel5. A "0" sets the termination to1 MOhm.
SPC_500HM6	30630	r/w	A $_{\prime\prime}1^{\prime\prime}$ sets the 50 ohm termination for channel6. A $_{\prime\prime}0^{\prime\prime}$ sets the termination to1 MOhm.
SPC_500HM7	30730	r/w	A $_{,\prime}$ 1" sets the 50 ohm termination for channel7. A $_{,\prime}$ 0" sets the termination to1 MOhm.

M2p.591x Digital bandwidth filter

The cards of the M2p.591x series provide a digital (boxcar) bandwidth filter for enhancing the signal-to-noise ratio, which is enabled by default. This reduces the available bandwidth digitally below the value otherwise defined by the anti-aliasing filter. In situations where the full nyquist bandwidth is required or undersampling of the inputs is required (for the second nyquist zone), this feature can be disabled manually:

Register	Value	Direction	Description
SPC_DIGITALBWFILTER	100100	r/w	A $_{\prime\prime}1^{\prime\prime}$ enables the digital BW filter, a $_{\prime\prime}0^{\prime\prime}$ disables it. As default the filter is active.

Because the digital bandwith filter of the M2p.591x cards does requires the generation of a higher internal ADC sample rate, it is not available when using direct external clocking (clock mode SPC_CM_EXTERNAL). Please see clock mode chapter for details.



Automatic on-board calibration of the offset and gain settings

All of the channels are calibrated in factory before the board is shipped. These values are stored in the on-board EEProm under the default settings. If you have asymmetrical signals, you can adjust the offset easily with the corresponding registers of the inputs as shown before.

To start the automatic offset adjustment, simply write the register, mentioned in the following table.

Before you start an automatic offset adjustment make sure, that no signal is connected to any input. Leave all the input connectors open and then start the adjustment. All the internal settings of the driver are changed, while the automatic offset compensation is in progress.

Table 39: Spectrum API: automatic offset compensation register and valid register settings

Register	Value	Direction	Description
SPC_ADJ_AUTOADJ	50020	write	Performs the automatic offset compensation in the driver either for all input ranges or only the actual.
ADJ_ALL	0	Automatic offset adjustment for all input ranges.	

As all settings are temporarily stored in the driver, the automatic adjustment will only affect these values. After exiting your program, all calibration information will be lost. To give you a possibility to save your own settings, most Spectrum card have at least one set of user settings that can be saved within the on-board EEPROM. The default settings of the offset and gain values are then read-only and cannot be written to the EEPROM by the user. If the card has no user settings the default settings may be overwritten.

You can easily either save adjustment settings to the EEPROM with SPC_ADJ_SAVE or recall them with SPC_ADJ_LOAD. These two registers are shown in the table below. The values for these EEPROM access registers are the sets that can be stored within the EEPROM. The amount of sets available for storing user offset settings depends on the type of board you use. The table below shows all the EEPROM sets, that are available for your board.

Table 40: Spectrum API: loading and storing calibration values to the EEPROM

Register	Value	Direction	Description
SPC_ADJ_LOAD	50000	write	Loads the specified set of settings from the EEPROM. The default settings are automatically loaded, when the driver is started.
		read	Reads out, what kind of settings have been loaded last.
SPC_ADJ_SAVE	50010	write	Stores the current settings to the specified set in the EEPROM.
		read	Reads out, what kind of settings have been saved last.
ADJ_DEFAULT	0	Default settings, no user settings available	

If you want to make an offset and gain adjustment on all the channels and store the data to the ADJ_DEFAULT set of the EEPROM you can do this the way, the following example shows.

spcm_dwSetParam_i32 (hDrv,	SPC_ADJ_AUTOADJ,	ADJ_ALL); // Activate offset/gain adjustment on all channels
<pre>spcm_dwSetParam_i32 (hDrv,</pre>	SPC_ADJ_SAVE ,	ADJ_DEFAULT); // and store values to DEFAULT set in the EEPROM

Read out of input features

The analog inputs of the different cards do have different features implemented, that can be read out to make the software more general. If you only operate one single card type in your software it is not necessary to read out these features.

Please note that the following table shows all input features settings that are available throughout all Spectrum acquisition cards. Some of these features are not installed on your specific hardware.

Table 41: Spectrum API	readout register for	analoa input features	s with list of all possible input features

Register		Value	Direction	Description
SPC_REA	C_READAIFEATURES 3101		read	Returns a bit map with the available features of the analog input path. The possible return values are listed below.
	SPCM_AI_TERM	0000001h	Programmable	input termination available, otherwise the termination is fixed in value.
	SPCM_AI_SE	0000002h	Input is single-	ended. If available together with SPC_AI_DIFF or SPCM_AI_DIFFMUX: input type is software selectable.
	SPCM_AI_DIFF	00000004h	Input is different ended to differ	ntial. If available together with SPC_ALSE: input type is software selectable and switching from single- rential does not reduce the number of active channels by combining two single-ended channels.
	SPCM_AI_OFFSPERCENT	0000008h	Input offset pro	grammable in per cent of input range
	SPCM_AI_OFFSMV	00000010h	Input offset pro	ogrammable in mV
	SPCM_AI_OVERRANGEDETECT	0000020h	Input is DC coupled. If available together with AC coupling: coupling is software selectable Input is AC coupled. If available together with DC coupling: coupling is software selectable Input is AC coupled. If available together with DC coupling: coupling is software selectable Input has a selectable low pass filter (bandwidth limit) Input is differential. If available together with SPC_AI_SE: input type is software selectable and switching from ended to differential does reduce the number of active channels due to combining two single-ended channels.	
	SPCM_AI_DCCOUPLING	00000040h		
	SPCM_AI_ACCOUPLING	0000080h		
	SPCM_AI_LOWPASS	00000100h		
	SPCM_AI_DIFFMUX	00000400h		
	SPCM_AI_AUTOCALOFFS	00001000h		
	SPCM_AI_AUTOCALGAIN	00002000h	Input gain can	be auto calibrated on the card
	SPCM_AI_AUTOCALOFFSNOIN	00004000h	00h Input offset can auto calibrated on the card if inputs are left open	
	SPCM_AI_HIGHIMP	00008000h	Input can be h	igh-impedance. When also SPCM_AI_LOWIMP is set, the impedance is software programmable.
	SPCM_AI_LOWIMP	00010000h	Input can be lo	w-impedance. When also SPCM_AI_HIGHIMP is set, the impedance is software programmable.
	SPCM_AI_INDIVPULSEWIDTH	00100000h	Trigger pulsew	idth is individually per channel programmable

Acquisition modes

Your card is able to run in different modes. Depending on the selected mode there are different registers that each define an aspect of this mode. The single modes are explained in this chapter. Any further modes that are only available if an option is installed on the card is documented in a later chapter.

Overview

This chapter gives you a general overview on the related registers for the different modes. The use of these registers throughout the different modes is described in the following chapters.

Setup of the mode

The mode register is organized as a bitmap. Each mode corresponds to one bit of this bitmap. When defining the mode to use, please be sure just to set one of the bits. All other settings will return an error code.

The main difference between all standard and all FIFO modes is that the standard modes are limited to on-board memory and therefore can run with full sampling rate. The FIFO modes are designed to transfer data continuously over the bus to PC memory or to hard disk and can therefore run much longer. The FIFO modes are limited by the maximum bus transfer speed the PC can use. The FIFO mode uses the complete installed on-board memory as a FIFO buffer.

However as you'll see throughout the detailed documentation of the modes the standard and the FIFO mode are similar in programming and behavior and there are only a very few differences between them.

Table 42: Spectrum API: card mode and read out of available card mode software registers

Register	Value	Direction	Description
SPC_CARDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
SPC_AVAILCARDMODES	9501	read	Returns a bitmap with all available modes on your card. The modes are listed below.

Acquisition modes

Table 43: Spectrum API: possible values for the card mode register. Description of the different card modes

Mode	Value	Available on	Description
SPC_REC_STD_SINGLE	1h	all cards	Data acquisition to on-board memory for one single trigger event.
SPC_REC_STD_MULTI	2h	all cards	Data acquisition to on-board memory for multiple trigger events. Each recorded segment has the same size. This mode is described in greater detail in a special chapter about the Multiple Recording option.
SPC_REC_STD_GATE	4h	all M2p and M4i digitizers and NETBOXes	Data acquisition to on-board memory using an external Gate signal. Acquisition is only done as long as the gate signal has a programmed level. The mode is described in greater detail in a special chapter about the Gated Sampling option.
SPC_REC_STD_ABA	8h	all M2p and M4i digitizers and NETBOXes	Data acquisition to on-board memory for multiple trigger events. While the multiple trigger events are stored with programmed sampling rate the inputs are sampled continuously with a slower sampling speed. The mode is described in a special chapter about ABA mode option.
SPC_REC_STD_SEGSTATS	10000h	M4i/M4x.2xxx M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Data acquisition to on-board memory for multiple trigger events, using Block/Segment Statistic Module (FPGA firmware Option).
SPC_REC_STD_AVERAGE	20000h	M4i/M4x.2xxx M4i/M4x.44xx M5i.33xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Data acquisition to on-board memory for multiple trigger events, using Block Average Module (FPGA firm- ware Option).
SPC_REC_STD_BOXCAR	800000h	M4i/M4x.44xx DN2/DN6.44x digitizers only	Enables Boxcar Averaging for standard acquisition. Requires digitizer module with firmware version V29 or newer.
SPC_REC_FIFO_SINGLE	10h	all cards	Continuous data acquisition for one single trigger event. The on-board memory is used completely as FIFO buffer.
SPC_REC_FIFO_MULTI	20h	all cards	Continuous data acquisition for multiple trigger events.
SPC_REC_FIFO_GATE	40h	all M2p and M4i digitizers and NETBOXes	Continuous data acquisition using an external gate signal.
SPC_REC_FIFO_ABA	80h	all M2p and M4i digitizers and NETBOXes	Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slower sampling clock.
SPC_REC_FIFO_SEGSTATS	100000h	M4i/M4x.2xxx M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Enables Block/Segment Statistic for FIFO acquisition (FPGA firmware Option).
SPC_REC_FIFO_AVERAGE	200000h	M4i/M4x.2xxx M4i/M4x.44xx M5i.33xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Enables Block Averaging for FIFO acquisition (FPGA firmware Option).
SPC_REC_FIFO_BOXCAR	1000000h	M4i/M4x.44xx DN2/DN6.44x digitizers only	Enables Boxcar Averaging for FIFO acquisition. Requires digitizer module firmware version V29 or newer.
SPC_REC_FIFO_SINGLE_MONITOR	2000000h	all M2p and M4i digitizers and NETBOXes	Combination of SPC_REC_FIFO_SINGLE mode with additional slower sampling clock data stream for moni- toring purposes (same as A-data of SPC_REC_FIFO_ABA mode).

Commands

The data acquisition/data replay is controlled by the command register. The command register controls the state of the card in general and also the state of the different data transfers. Data transfers are explained in an extra chapter later on.

The commands are split up into two types of commands: execution commands that fulfill a job and wait commands that will wait for the occurrence of an interrupt. Again the commands register is organized as a bitmap allowing you to set several commands together with one call. As not all of the command combinations make sense (like the combination of reset and start at the same time) the driver will check the given command and return an error code ERR_SEQUENCE if one of the given commands is not allowed in the current state.

Table 44: Spectrum API: card command register and different commands with descriptions

Register	Value	Direction	Description
SPC_M2CMD	100	write only	Executes a command for the card or data transfer.

Card execution commands

M2CMD_CARD_RESET	1h	Performs a hard and software reset of the card as explained further above.		
M2CMD_CARD_WRITESETUP	2h	Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.		
M2CMD_CARD_START	4h	Starts the card with all selected settings. This command automatically writes all settings to the card if any of the se tings has been changed since the last one was written. After card has been started, only some of the settings mig be changed while the card is running, such as e.g. output level and offset for D/A replay cards.		
M2CMD_CARD_ENABLETRIGGER	8h	The trigger detection is enabled. This command can be either sent together with the start command to enable immediately or in a second call after some external hardware has been started.		
M2CMD_CARD_FORCETRIGGER	10h	This command forces a trigger even if none has been detected so far. Sending this command together with the start command is similar to using the software trigger.		
M2CMD_CARD_DISABLETRIGGER	20h	The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.		
M2CMD_CARD_STOP	40h	Stops the current run of the card. If the card is not running this command has no effect.		

Card wait commands

These commands do not return until either the defined state has been reached which is signaled by an interrupt from the card or the timeout counter has expired. If the state has been reached the command returns with an ERR_OK. If a timeout occurs the command returns with ERR_TIMEOUT. If the card has been stopped from a second thread with a stop or reset command, the wait function returns with ERR_ABORT.

M2CMD_CARD_WAITPREFULL	1000h	Acquisition modes only: the command waits until the pretrigger area has once been filled with data. After pretrigger area has been filled the internal trigger engine starts to look for trigger events if the trigger detection has been ena- bled.
M2CMD_CARD_WAITTRIGGER	2000h	Waits until the first trigger event has been detected by the card. If using a mode with multiple trigger events like Multi- ple Recording or Gated Sampling there only the first trigger detection will generate an interrupt for this wait com- mand.
M2CMD_CARD_WAITREADY	4000h	Waits until the card has completed the current run. In an acquisition mode receiving this command means that all data has been acquired. In a generation mode receiving this command means that the output has stopped.

Wait command timeout

If the state for which one of the wait commands is waiting isn't reached any of the wait commands will either wait forever if no timeout is defined or it will return automatically with an ERR_TIMEOUT if the specified timeout has expired.

Table 45: Spectrum API: timeout definition register

Register	Value	Direction	Description
SPC_TIMEOUT	295130	read/write	Defines the timeout for any following wait command in a millisecond resolution. Writing a zero to this register disables the timeout.

As a default the timeout is disabled. After defining a timeout this is valid for all following wait commands until the timeout is disabled again by writing a zero to this register.

A timeout occurring should not be considered as an error. It did not change anything on the board status. The board is still running and will complete normally. You may use the timeout to abort the run after a certain time if no trigger has occurred. In that case a stop command is necessary after receiving the timeout. It is also possible to use the timeout to update the user interface frequently and simply call the wait function afterwards again.

Example for card control:

```
// card is started and trigger detection is enabled immediately
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
// we wait a maximum of 1 second for a trigger detection. In case of timeout we force the trigger
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 1000);
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITTRIGGER) == ERR_TIMEOUT)
    {
        printf ("No trigger detected so far, we force a trigger now!\n");
        spcm_dwSetParam (hdrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER);
    }
// we disable the timeout and wait for the end of the run
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 0);
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 0);
printf ("Card has stopped now!\n");
```

Card Status

In addition to the wait for an interrupt mechanism or completely instead of it one may also read out the current card status by reading the SPC_M2STATUS register. The status register is organized as a bitmap, so that multiple bits can be set, showing the status of the card and also of the different data transfers.

Table 46: Spectrum API: card status register and possible status values with descriptions of the status

Register	Value	Direction	Description
SPC_M2STATUS	110	read only	Reads out the current status information

M2STAT_CARD_PRETRIGGER	1h	Acquisition modes only: the first pretrigger area has been filled. In Multi/ABA/Gated acquisition this status is set only for the first segment and will be cleared at the end of the acquisition.
M2STAT_CARD_TRIGGER	2h	The first trigger has been detected.
M2STAT_CARD_READY	4h	The card has finished its run and is ready.
M2STAT_CARD_SEGMENT_PRETRG	8h	This flag will be set for each completed pretrigger area including the first one of a Single acquisition. Additionally for a Multi/ABA/Gated acquisition of M4i/M4x/M2p only, this flag will be set when the pretrigger area of a segment has been filled and will be cleared after the trigger for a segment has been detected.

Acquisition cards status overview

The following drawing gives you an overview of the card commands and card status information. After start of card with M2CMD_-CARD_START the card is acquiring pretrigger data until one time complete pretrigger data has been acquired. Then the status bit M2STAT_-CARD_PRETRIGGER is set. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card acquires the programmed posttrigger data. After all post trigger data has been acquired the status bit M2STAT_CARD_READY is set and data can be read out:




Image 50: Acquisition cards: graphical overview of acquisition status and card command interaction

Generation card status overview

This drawing gives an overview of the card commands and status information for a simple generation mode. After start of card with the M2CMD_CARD_START the card is armed and waiting. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card starts with the data replay. After replay has been finished - depending on the programmed mode - the status bit M2STAT_CARD_READY is set and the card stops.




Image 51: Generation cards: graphical overview of generation status and card command interaction

Data Transfer

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Data transfer shares the command and status register with the card control commands and status information. In general the following details on the data transfer are valid for any data transfer in any direction:

- The memory size register (SPC_MEMSIZE) must be programmed before starting the data transfer.
- When the hardware buffer is adjusted from its default (see "Output latency" section later in this manual), this must be done before defining the transfer buffers in the next step via the spcm_dwDefTransfer function.
- Before starting a data transfer the buffer must be defined using the spcm_dwDefTransfer function.
- Each defined buffer is only used once. After transfer has ended the buffer is automatically invalidated.
- If a buffer has to be deleted although the data transfer is in progress or the buffer has at least been defined it is necessary to call the spcm_dwInvalidateBuf function.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter.

uint32 stdcall	spcm dwDefTransfer i64	(//	Defines the transfer buffer by using 64 bit unsigned integer values
drv handle	hDevice,	11	handle to an already opened device
uint32	dwBufType,	11	type of the buffer to define as listed below under SPCM_BUF_XXXX
uint32	dwDirection,	11	the transfer direction as defined below
uint32	dwNotifySize,	11	number of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint64	qwBrdOffs,	11	offset for transfer in board memory
uint64	qwTransferLen);	11	buffer length
uint32 void* uint64	dwNotifySize, pvDataBuffer, qwBrdOffs,	 	number of bytes after which an event is sent (0=end of transfer) pointer to the data buffer offset for transfer in board memory

This function is used to define buffers for standard sample data transfer as well as for extra data transfer for additional ABA or timestamp information. Therefore the <u>dwBufType</u> parameter can be one of the following:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data		
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option		
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option.		

The <u>dwDirection</u> parameter defines the direction of the following data transfer:

SPCM_DIR_PCTOCARD	0	Transfer is done from PC memory to on-board memory of card
SPCM_DIR_CARDTOPC	1	Transfer is done from card on-board memory to PC memory.
SPCM_DIR_CARDTOGPU	2	RDMA transfer from card memory to GPU memory, SCAPP option needed, Linux only
SPCM_DIR_GPUTOCARD	3	RDMA transfer from GPU memory to card memory, SCAPP option needed, Linux only

The direction information used here must match the currently used mode. While an acquisition mode is used there's no transfer from PC to card allowed and vice versa. It is possible to use a special memory test mode to come beyond this limit. Set the SPC_MEMTEST register as defined further below.

The <u>dwNotifySize</u> parameter defines the amount of bytes after which an interrupt should be generated. If leaving this parameter zero, the transfer will run until all data is transferred and then generate an interrupt. Filling in notify size > zero will allow you to use the amount of data that has been transferred so far. The notify size is used on FIFO mode to implement a buffer handshake with the driver or when transferring large amount of data where it may be of interest to start data processing while data transfer is still running. Please see the chapter on handling positions further below for details.

M2i, M3i, M4i, M4x and M2p cards:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

<u>M5i:</u>

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 64, 128, 256, 512, 1k or 2k. No other values are allowed. For timestamp the notify size can be 2k as a minimum. If you need to work with timestamp data in smaller chunks please use the polling mode as described later.

The <u>pvDataBuffer</u> must point to an allocated data buffer for the transfer. Please be sure to have at least the amount of memory allocated that you program to be transferred. If the transfer is going from card to PC this data is overwritten with the current content of the card on-board memory.

The pvDataBuffer needs to be aligned to a page size (4096 bytes). Please use appropriate software commands when allocating the data buffer. Using a non-aligned buffer may result in data corruption.

When not doing FIFO mode one can also use the <u>awBrdOffs</u> parameter. This parameter defines the starting position for the data transfer as byte value in relation to the beginning of the card memory. Using this parameter allows it to split up data transfer in smaller chunks if one has acquired a very large on-board memory.

The <u>awTransferLen</u> parameter defines the number of bytes that has to be transferred with this buffer. Please be sure that the allocated memory has at least the size that is defined in this parameter. In standard mode this parameter cannot be larger than the amount of data defined with memory size.

M5i cards only: On M5i cards the qwTransferLen parameter needs to be an integer multiple of 64 bytes.



Memory test mode

In some cases it might be of interest to transfer data in the opposite direction. Therefore a special memory test mode is available which allows random read and write access of the complete on-board memory. While memory test mode is activated no normal card commands are processed:

Table 47: Spectrum API: memory test register

Register	Value	Direction	Description
SPC_MEMTEST	200700		Writing a 1 activates the memory test mode, no commands are then processed. Writing a 0 deactivates the memory test mode again.

Invalidation of the transfer buffer

The command can be used to invalidate an already defined buffer if the buffer is about to be deleted by user. This function is automatically called if a new buffer is defined or if the transfer of a buffer has completed

uint32 _stdcall spcm_dwInvalidateB	uf (// invalidate the transfer buffer
drv_handle hDevice,	// handle to an already opened device
uint32 dwBufType);	<pre>// type of the buffer to invalidate as listed above under SPCM_BUF_XXXX</pre>

The <u>dwBufType</u> parameter need to be the same parameter for which the buffer has been defined:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option. The ABA mode is only available on analog acquisition cards.
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the times- tamp option. The timestamp mode is only available on analog or digital acquisition cards.

Commands and Status information for data transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control. It is possible to send commands for card control and data transfer at the same time as shown in the examples further below.

Table 48: Spectrum API: Command register and commands for DMA transfers

Register	Register Value		Direction	Description			
SPC_M2	SPC_M2CMD		write only	Executes a command for the card or data transfer			
	M2CMD_DATA_STARTDMA	10000h	Starts the DMA transfer for an already defined buffer. In acquisition mode it may be that the card hasn't rea trigger yet, in that case the transfer start is delayed until the card receives the trigger event				
	M2CMD_DATA_WAITDMA	20000h	Waits until the wait function a	data transfer has ended or until at least the amount of bytes defined by notify size are available. This Iso takes the timeout parameter described above into account.			
	M2CMD_DATA_STOPDMA 40000h		Stops a running DMA transfer. Data is invalid afterwards.				

The data transfer can generate one of the following status information:

Table 49: Spectrum API: status register and status codes for DMA data transfer

Register	Register Value		Direction	Description					
SPC_M2S	SPC_M2STATUS 110		read only	Reads out the current status information					
	M2STAT_DATA_BLOCKREADY	100h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also be more data.						
	M2STAT_DATA_END	200h	The data transfer has completed. This status information will only occur if the notify size is set to zero.						
	M2STAT_DATA_OVERRUN	400h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.						
	M2STAT_DATA_ERROR 800h			An internal error occurred while doing data transfer.					

Example of data transfer

```
void* pvData = pvAllocMemPageAligned (1024);
// transfer data from PC memory to card memory (on replay cards) ...
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// ... or transfer data from card memory to PC memory (acquisition cards)
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// explicitely stop DMA tranfer prior to invalidating buffer
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STOPDMA);
spcm_dwInvalidateBuf (hDrv, SPCM_BUF_DATA);
vFreeMemPageAligned (pvData, 1024);
```

To keep the example simple it does no error checking. Please be sure to check for errors if using these command in real world programs!

Users should take care to explicitly send the M2CMD_DATA_STOPDMA command prior to invalidating the buffer, to avoid crashes due to race conditions when using higher-latency data transportation layers, such as to remote Ethernet devices.



Standard Single acquisition mode

The standard single mode is the easiest and mostly used mode to acquire analog data with a Spectrum acquisition card. In standard single recording mode the card is working totally independent from the PC, after the card setup is done. The advantage of the Spectrum boards is that regardless to the system usage the card will sample with equidistant time intervals.

The sampled and converted data is stored in the on-board memory and is held there for being read out after the acquisition. This mode allows sampling at very high conversion rates without the need to transfer the data into the memory of the host system at high speed. After the recording is done, the data can be read out by the user and is transferred via the bus into PC memory.

This standard recording mode is the most common mode for all analog and digital acquisition and oscilloscope boards. The data is written to a programmed amount of the on-board memory (memsize). That part of memory is used as a ring buffer, and recording is done continuously until a trigger event is detected. After the trigger event, a certain programmable amount of data is recorded (post trigger) and then the recording finishes. Due to the continuous ring buffer recording, there are also samples prior to the trigger event in the memory (pretrigger).




Image 52: standard acquisition mode and pretrigger/posttrigger/trigger relation

When the card is started the pre trigger area is filled up with data first. While doing this the board's trigger detection is not armed. If you use a huge pre trigger size and a slow sample rate it can take some time after starting the board before a trigger event will be detected.

Card mode

The card mode has to be set to the correct mode SPC_REC_STD_SINGLE.

Table 50: Spectrum API: card mode register and standard single mode setup

Register Value			Direction	Description						
SPC_CARDMODE 9500		read/write	Defines the used operating mode, a read command will return the currently used mode.							
	SPC_REC_STD_SINGLE	lh	Data acquisitio	n to on-board memory for one single trigger event.						

Memory, Pre- and Posttrigger

At first you have to define, how many samples are to be recorded at all and how many of them should be acquired after the trigger event has been detected.

Register	Value	Direction	Description						
SPC_MEMSIZE	10000	read/write	Sets the memory size in samples per channel.						
SPC_POSTTRIGGER	10100	read/write	Sets the number of samples to be recorded per channel after the trigger event has been detected.						

You can access these settings by the register SPC_MEMSIZE, which sets the total amount of data that is recorded, and the register SPC_POST-TRIGGER, that defines the number of samples to be recorded after the trigger event has been detected. The size of the pretrigger results on the simple formula:

pretrigger = memsize - posttrigger

The maximum memsize that can be use for recording is of course limited by the installed amount of memory and by the number of channels to be recorded. Please have a look at the topic "Limits of pre, post memsize, loops" later in this chapter.

Example

The following example shows a simple standard single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
int32 lMemsize = 16384; // recording length is set to 16 kSamples
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0); // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_SINGLE); // set the standard single recording mode
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, lMemsize); // recording length
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 8192); // samples to acquire after trigger = 8k
// now we start the acquisition and wait for the interrupt that signalizes the end
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
void* pvData = pvAllocMemPageAligned (2 * lMemsize); // assuming 2 bytes per sample
// read out the data
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD_M2CMD_DATA, SPCM_DIR_CARDTOPC , 0, pvData, 0, 2 * lMemsize);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
```

-

FIFO Single acquisition mode

The FIFO single mode does a continuous data acquisition using the on-board memory as a FIFO buffer and transferring data continuously to PC memory. One can make on-line calculations with the acquired data, store the data continuously to disk for later use or even have a data logger functionality with on-line data display.

Card mode

The card mode has to be set to the correct mode SPC_REC_FIFO_SINGLE.

Table 52: Spectrum API: card mode register and standard FIFO mode setup

Register Value		Direction	Description	
SPC_CARDMODE 9500		read/write	Defines the used operating mode, a read command will return the currently used mode.	
	SPC_REC_FIFO_SINGLE 10h			ta acquisition to PC memory. Complete on-board memory is used as FIFO buffer.

Length and Pretrigger

Even in FIFO mode it is possible to program a pretrigger area. In general FIFO mode can run forever until it is stopped by an explicit user command or one can program the total length of the transfer by two counters Loop and Segment size

Table 53: Spectrum API: setup registers for standard FIFO mode

Register	Value	Direction	Description					
SPC_PRETRIGGER	10030	read/write	Programs the number of samples to be acquired before the trigger event detection					
SPC_SEGMENTSIZE	10010	read/write	Length of segments to acquire.					
SPC_LOOPS	10020	read/write	Number of segments to acquire in total. If set to zero the FIFO mode will run continuously until it is stopped by the user.					

The total amount of samples per channel that is acquired can be calculated by [SPC_LOOPS * SPC_SEGMENTSIZE]. Please stick to the below mentioned limitations of the registers.

Difference to standard single acquisition mode

The standard modes and the FIFO modes differ not very much from the programming side. In fact one can even use the FIFO mode to get the same behavior like the standard mode. The buffer handling that is shown in the next chapter is the same for both modes.

Pretrigger

When doing standard single acquisition memory is used as a circular buffer and the pre trigger can be up to the [installed memory] - [minimum post trigger]. Compared to this the pre trigger in FIFO mode is limited by a special pre trigger FIFO and hence considerably shorter.

Length of acquisition.

In standard mode the acquisition length is defined before the start and is limited to the installed on-board memory whilst in FIFO mode the acquisition length can either be defined or it can run continuously until user stops it.

Example FIFO acquisition

The following example shows a simple FIFO single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0);
                                                                                                   // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_SINGLE);
spcm_dwSetParam_i64 (hDrv, SPC_PRETRIGGER, 1024);
                                                                                                  // set the FIFO single recording mode
// 1 kSample of data before trigger
// in FIFO mode we need to define the buffer before starting the transfer
void* pvData = pvAllocMemPageAligned (llBufsizeInSamples * 2);
                                                                                                  // 2 bytes per sample
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 4096,
pvData, 0, 2 * llBufsizeInSamples);
// now we start the acquisition and wait for the first block
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
   we acquire data in a loop. As we defined a notify size of 4k we'll get the data in >=4k chuncks
llTotalBytes = 0;
while (!dwError)
     spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes); // read out the available bytes
     llTotalBytes += llAvailBytes;
     // here is the right position to do something with the data (printf is limited to 32 bit variables)
printf ("Currently Available: %lld, total: %lld\n", llAvailBytes, llTotalBytes);
     // now we free the number of bytes and wait for the next buffer
     spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
```

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each samples needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated Channels	Used Mode		Memory size PC MEMSIZ		c	Pre trigger SPC PRETRIGGE	D	SD	Post trigger C POSTTRIGO	EP		Segment size			Loops SPC LOOPS		
Chuimeia	Mode	Min	Max	Step	Min	Max	Step	Min	Max Step		Min Max Step				Min Max Step		
1 Ch	Standard Single	16	Mem	8	8	Mem - 8	8	8	8G - 8	8		not used			not used		
-	-				(del	(defined by mem and post)											
	Standard Multi/ABA	16 Mem 8		8	8	32k	8	8	Mem - 8	8	16	Mem	8		not used		
					(defined by segment and post)			(Limi	ted by max pretri	gger)							
	Standard Gate	16	Mem	8	8	32k	8	8	Mem - 8	8		not used			not used		
	FIFO Single	not used			8	32k	8		not used		16	8G - 16	8	0 (∞)	4G - 1	1	
	FIFO Multi/ABA	not used			8	32k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1	
					(defined by segment and post)			(Limited by max pretrigger)									
	FIFO Gate		not used		8	32k	8	8	8G - 8	8		not used		0 (∞)	4G - 1	1	
2 Ch	Standard Single	16 Mem/2 8			8 Mem/2 - 8 8			8	8 8G - 8 8			not used			not used		
					(defined by mem and post)												
	Standard Multi/ABA	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8	16	Mem/2	8		not used		
					(defined by segment and post)			(Limited by max pretrigger)									
	Standard Gate	16	Mem/2	8	8	16k	8	8	8 Mem/2 - 8 8		not used			not used			
	FIFO Single		not used		8	16k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1	
	FIFO Multi/ABA	not used			8	16k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1	
					(defined by segment and post)			(Limited by max pretrigger)									
	FIFO Gate		not used		8	16k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1	
4 Ch	Standard Single	16	Mem/4	8	8	Mem/4 - 8	8	8	8G - 8	8		not used			not used		
					(del	(defined by mem and post)											
	Standard Multi/ABA	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8	16	Mem/4	8		not used		
					(defin	ned by segment and	post)	(Limi	ted by max pretri	gger)							
	Standard Gate	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8		not used			not used		
	FIFO Single		not used		8	8k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1	

Table 54: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes

Activated	Used	1	Memory size	е		Pre trigger			Post trigger			Segment siz	е		Loops	
Channels	Mode	SPC_MEMSIZE			SPC_PRETRIGGER			SPC_POSTTRIGGER			SPC_SEGMENTSIZE			SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
	FIFO Multi/ABA		not used		8	8k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defin	ed by segment and	post)	(Limi	ted by max pretri	gger)						
	FIFO Gate		not used		8 8k 8			8	8G - 8	8	not used			(∞) 0	4G - 1	1
8 Ch	Standard Single	16	Mem/8	8	8	Mem/8 - 8	8	8 8G - 8 8		not used			not used			
					(del	(defined by mem and post)										
	Standard Multi/ABA	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8	16	Mem/8	8		not used	
					(defin	ied by segment and	post)	(Limited by max pretrigger)								
	Standard Gate	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8	not used			not used		
	FIFO Single		not used		8	4k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8 4k 8		8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defin	(defined by segment and post)			(Limited by max pretrigger)							
	FIFO Gate		not used		8	4k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	512 MSample
Mem	512 MSample
Mem/2	256 MSample
Mem/4	128 MSample
Mem/8	64 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values are programmed depends on the used mode. Please read the detailed documentation of the mode.

Buffer handling

To handle the huge amount of data that can possibly be acquired with the M5i/M4i/M4x/M2p series cards, there is a very reliable two step buffer strategy set up. The on-board memory of the card can be completely used as a real FIFO buffer. In addition a part of the PC memory can be used as an additional software buffer. Transfer between hardware FIFO and software buffer is performed interrupt driven and automatically by the driver to get best performance. The following drawing will give you an overview of the structure of the data transfer handling:




Image 53: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine

Although an M4i is shown here, this applies to M5i, M4x and M2p cards as well. A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer which is on the one side controlled by the driver and filled automatically by busmaster DMA from/to the hardware FIFO buffer and on the other hand it is handled

by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Table 55: Spectrum API: registers for DMA buffer handling

Register	Value	Direction	Description
SPC_DATA_AVAIL_USER_LEN	200	read	Returns the number of currently to the user available bytes inside a sample data transfer.
SPC_DATA_AVAIL_USER_POS	201	read	Returns the position as byte index where the currently available data samples start.
SPC_DATA_AVAIL_CARD_LEN	202	write	Writes the number of bytes that the card can now use for sample data transfer again

Internally the card handles two counters, a user counter and a card counter. Depending on the transfer direction the software registers have slightly different meanings:

Table 56: Spectrum API: content of DMA buffer handling registers for different use cases

Transfer direction	Register	Direction	Description
Write to card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are free to write new data to the card. The user can now fill this amount of bytes with new data to be transferred.
	SPC_DATA_AVAIL_CARD_LEN	write	After filling an amount of the buffer with new data to transfer to card, the user tells the driver with this register that the amount of data is now ready to transfer.
Read from card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are filled with newly transferred data. The user can now use this data for own purposes, copy it, write it to disk or start calculations with this data.
	SPC_DATA_AVAIL_CARD_LEN	write	After finishing the job with the new available data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
Any direction	SPC_DATA_AVAIL_USER_POS	read	The register holds the current byte index position where the available bytes start. The register is just intended to help you and to avoid own position calculation
Any direction	SPC_FILLSIZEPROMILLE	read	The register holds the current fill size of the on-board memory (FIFO buffer) in promille (1/1000) of the full on-board memory. Please note that the hardware reports the fill size only in 1/16 parts of the full memory. The reported fill size is therefore only shown in 1000/16 = 63 promille steps.

Directly after start of transfer the SPC_DATA_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_DATA_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_DATA_AVAIL_USER_LEN) is related to the notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it in case the notify size is programmed to a higher value.



<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application data buffer is completely used.
- Even if application data buffer is completely used there's still the hardware FIFO buffer that can hold data until the complete on-board memory is used. Therefore a larger on-board memory will make the transfer more reliable against any PC dead times.
- As you see in the above picture data is directly transferred between application data buffer and on-board memory. Therefore it is absolutely critical to delete the application data buffer without stopping any DMA transfers that are running actually. It is also absolutely critical to define the application data buffer with an unmatching length as DMA can than try to access memory outside the application data area.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time and is therefore highly desirable if other threads do a lot of calculation work. However it is not necessary to use the wait functions and one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun (card to PC) or an underrun (PC to card) data transfer is stopped. However in case of transfer from card to PC there is still a lot of data in the on-board memory. Therefore the data transfer will continue until all data has been transferred although the status information already shows an overrun.
- For very small notify sizes, getting best bus transfer performance could be improved by using a "continuous buffer". This mode is
 explained in the appendix in greater detail.

M2i, M3i, M4i, M4x and M2p cards:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

<u>M5i:</u>

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 64, 128, 256, 512, 1k or 2k. No other values are allowed. For timestamp the notify size can be 2k as a minimum. If you need to work with timestamp data in smaller chunks please use the polling mode as described later. The following graphs will show the current buffer positions in different states of the transfer. The drawings have been made for the transfer from card to PC. However all the block handling is similar for the opposite direction, just the empty and the filled parts of the buffer are inverted.

Step 1: Buffer definition

Directly after buffer definition the complete buffer is empty (card to PC) or completely filled (PC to card). In our example we have a notify size which is 1/4 of complete buffer memory to keep the example simple. In real world use it is recommended to set the notify size to a smaller stepsize.

Step 2: Start and first data available

In between we have started the transfer and have waited for the first data to be available for the user. When there is at least one block of notify size in the memory we get an interrupt and can proceed with the data. Any data that already was transferred is announced. The USER_POS is still zero as we are right at the beginning of the complete transfer.

Step 3: set the first data available for card

Now the data can be processed. If transfer is going from card to PC that may be storing to hard disk or calculation of any figures. If transfer is going from PC to card that means we have to fill the available buffer again with data. After the amount of data that has been processed by the user application we set it available for the card and for the next step.

Step 4: next data available

After reaching the next border of the notify size we get the next part of the data buffer to be available. In our example at the time when reading the USER_LEN even some more data is already available. The user position will now be at the position of the previous set CARD_LEN.

Step 5: set data available again

Again after processing the data we set it free for the card use. In our example we now make something else and don't react to the interrupt for a longer time. In the background the buffer is filled with more data.


Step 6: roll over the end of buffer


Now nearly the complete buffer is filled. Please keep in mind that our current user position is still at the end of the data part that we processed and marked in step 4 and step 5. Therefore the data to process now is split in two parts. Part 1 is at the end of the buffer while part 2 is starting with address 0.

Step 7: set the rest of the buffer available


Feel free to process the complete data or just the part 1 until the end of the buffer as we do in this example. If you decide to process complete buffer please keep in mind the roll over at the end of the buffer.

This buffer handling can now continue endless as long as we manage to set the data available for the card fast enough. The USER_POS and USER_LEN for step 8 would now look exactly as the buffer shown in step 2.

















Buffer handling example for transfer from card to PC (Data acquisition)

```
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm dwDefTransfer i64 (hDrv, SPCM BUF DATA, SPCM DIR CARDTOPC , 4096, (void*) pcData, 0, llBufferSizeInBytes);
// we start the DMA transfer
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA);
do
    if (!dwError)
         // we wait for the next data to be available. Afte this call we get at least 4k of data to proceed
        dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
        // if there was no error we can proceed and read out the available bytes that are free again
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llBytePos);
        printf ("We now have %11d new bytes available\n", llAvailBytes);
        printf ("The available data starts at position %lld\n", llBytesPos);
        // our do function gets a pointer to the start of the available data section and the length
         vDoSomething (&pcData[llBytesPos], llAvailBytes);
        // the buffer section is now immediately set available for the card
spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

Buffer handling example for transfer from PC to card (Data generation)



Please keep in mind that you are using a continuous buffer writing/reading that will start again at the zero position if the buffer length is reached. However the DATA_AVAIL_USER_LEN register will give you the complete amount of available bytes even if one part of the free area is at the end of the buffer and the second half at the beginning of the buffer.



Data organization

Data is organized in a multiplexed way in the transfer buffer. When using two channels, the data of the activated channel with the lower channel number comes first, then data of second channel. The same principle applies when more channels are active

Activated Channels	Ch O	Ch 1	Ch 2	Ch 3	Ch 4	Ch 5	Ch 6	Ch 7	Sam	oles or	dering	in but	ffer me	emory	startir	g with	a data	offset	zero			
1 channel	Х								A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	
 Any allowed active 	channe	l, as m	entione	d in the	e "Char	nnel Sel	ection"	section	n, will le	ad to a	data sti	ream co	ntaining	g the sa	mples o	ver time						
1 channel							Х		G0	Gl	G2	G3	G4	G5	G6	G7	G8	G9	G1 0	G1 1	G1 2	
2 channels	Х	Х							A0	во	Al	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	
 Any allowed combin time the samples are 									ection" :	section,	will lea	d multip	lexed d	ata stree	am with	a linea	r chann	el order	ing. For	each sc	imple po	oint in
2 channels			Х	Х					C0	DO	C1	D1	C2	D2	C3	D3	C4	D4	C5	D5	C6	
4 channels	Х	Х	Х	Х					A0	BO	C0	DO	A1	B1	C1	D1	A2	B2	C2	D2	A3	
 Any allowed combin time the samples are 									ection" :	section,	will lea	d multip	lexed d	ata stree	am with	a linea	r chann	el order	ing. For	each sc	ample po	oint in
4 channels	Х		Х	Х				Х	A0	C0	DO	HO	A1	C1	D1	H1	A2	C2	D2	H2	A3	
8 channels	Х	Х	Х	Х	Х	Х	Х	Х	A0	BO	C0	DO	EO	FO	G0	HO	A1	B1	C1	D1	E1	F1

Table 57: Spectrum API: overview of data organization in memory for different channel configurations

The samples are re-named for better readability. A0 is sample 0 of channel 0, B4 is sample 4 of channel 1, and so on.

Sample format

If the card is using 16 bit A/D samples, the are stored in twos complement in the 16 bit data word. 16 bit resolution means that data is ranging from -32768...to...+32767. Data is stored in little-endian format, the upper 8 bit come first and the lower 8 bit second.

Up to three digital inputs (provided via the Multi Pupose I/O lines X1, X2 and X3) can be acquired synchronously and stored within the data samples of any active channel. This will reduce the available resolution of these channel(s) to either 15 bit, 14 bit or 13 bit, depending on the number of incorporated digital lines. For a detailed description on how to enable additional synchronous digital inputs, please see the "Multi Pupose I/O Lines" section later in this manual.

Any channels that will not store any digital inputs within their samples still provide the full 16 bit resolution. :

Table 58: Spectrum API: data organization for different digital input option configurations

	Standard Mode	1 digital input enabled	2 digital inputs enabled	3 digital inputs enabled
Data bit	16 bit ADC resolution	15 bit ADC resolution	14 bit ADC resolution	13 bit ADC resolution
D15	ADx Bit 15 (MSB)	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*
D14	ADx Bit 14	ADx Bit 15 (MSB)	Digital bit 1 (any X input)*	Digital bit 1 (any X input)*
D13	ADx Bit 13	ADx Bit 14	ADx Bit 15 (MSB)	Digital bit 2 (any X input)*
D12	ADx Bit 12	ADx Bit 13	ADx Bit 14	ADx Bit 15 (MSB)
D11	ADx Bit 11	ADx Bit 12	ADx Bit 13	ADx Bit 14
D10	ADx Bit 10	ADx Bit 11	ADx Bit 12	ADx Bit 13
D9	ADx Bit 9	ADx Bit 10	ADx Bit 11	ADx Bit 12
D8	ADx Bit 8	ADx Bit 9	ADx Bit 10	ADx Bit 11
D7	ADx Bit 7	ADx Bit 8	ADx Bit 9	ADx Bit 10
D6	ADx Bit 6	ADx Bit 7	ADx Bit 8	ADx Bit 9
D5	ADx Bit 5	ADx Bit 6	ADx Bit 7	ADx Bit 8
D4	ADx Bit 4	ADx Bit 5	ADx Bit 6	ADx Bit 7
D3	ADx Bit 3	ADx Bit 4	ADx Bit 5	ADx Bit 6
D2	ADx Bit 2	ADx Bit 3	ADx Bit 4	ADx Bit 5
D1	ADx Bit 1	ADx Bit 2	ADx Bit 3	ADx Bit 4
DO	ADx Bit 0 (LSB)	ADx Bit 1 (LSB)	ADx Bit 2 (LSB)	ADx Bit 3 (LSB)

* Any X-input can be used as a source for that digital channel, except XO, which is output only.

 $V_{In} = ADC_{Code} \times \frac{InputRange_{peak}}{ADC_{max}}$

 $V_{in} = 49 \times \frac{1000 \text{ mV}}{128} = 382.81 \text{ mV}$

 $V_{in} = -55 \times \frac{1000 \text{ mV}}{128} = -429.69 \text{ mV}$

Converting ADC samples to voltage values

The Spectrum driver also contains a register that holds the value of the decimal value of the full scale representation of the installed ADC. This value should be used when converting ADC values (in LSB) into real-world voltage values, because this register also automatically takes any specialities into account, such as slightly reduced ADC resolution with reserved codes for gain/offset compensation.

Register	Value	Direction	Description
SPC_MIINST_MAXADCVALUE	1126	read	Contains the decimal code (in LSB) of the ADC full scale value.

In case of a board that uses an 8 bit ADC that provides the full ADC code (without reserving any bits) the returned value would be 128. The peak value for a ± 1.0 V input range would be 1.0 V (or 1000 mV).

A returned sample value of for example +49 (decimal, two's complement, signed representation) would then convert to:

A returned sample value of for example -55 (decimal) would then convert to:

When converting samples that contain any additional data such as for example additional digital channels or over-range bits, this extra information must be first masked out and a proper sign-extension must be performed, before these values can be used as a signed two's complement value for above formulas.



<u>Clock generation</u>

Overview

The Spectrum M2p PCI Express (PCIe) cards offer a wide variety of different clock modes to match all the customers needs. All of the clock modes are described in detail with programming examples in this chapter.

The figure is showing an overview of the complete engine used on all M2p cards for clock generation.

The purpose of this chapter is to give you a guide to the best matching clock settings for your specific application and needs.




Image 54: Overview of M2p clock structure with optional star-hub

Clock Mode Register

The selection of the different clock modes has to be done by the SPC_CLOCKMODE register. All available modes, can be read out by the help of the SPC_AVAILCLOCKMODES register.

Table 59: Spectrum API: clock mode register and available clock modes

Register Value			Direction	Description			
SPC_AVA	ILCLOCKMODES	20201	read	Bitmask, in which all bits of the below mentioned clock modes are set, if available.			
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode or reads out the actual selected one.			
	SPC_CM_INTPLL 1			al PLL with 20 MHz internal reference for sample clock generation.			
	SPC_CM_EXTERNAL	8	Enables external clock input for direct sample clock generation.				
	SPC_CM_EXTREFCLOCK	32	Enables internal PLL with external reference for sample clock generation.				

The different clock modes and all other related or required register settings are described on the following pages.

The different clock modes

Standard internal sample rate (PLL with internal reference)

This is the easiest and most common way to generate a sample rate with no need for additional external clock signals. The sample rate has a very fine resolution, low jitter and a high accuracy. The on-board oscillator acts as a reference to the internal PLL. The specification is found in the technical data section of this manual.

Direct external clock

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate.

External reference clock

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate. The external clock is divided/multiplied using a PLL allowing a wide range of external clock modes.

Synchronization Clock (option Star-Hub)

The Star-Hub option allows the synchronization of up to 16 cards of the M2p series from Spectrum with a minimal phase delay between the different cards. The clock is distributed from the master card to all connected cards. As this clock is also available at the PLL input, cards of the same or slower sampling speeds can be synchronized with different sample rates when using the PLL. For details on the synchronization option please take a look at the dedicated chapter in this manual.

Standard internal sampling clock (PLL)

The internal sampling clock is generated in default mode by a programmable high precision quartz. You need to select the clock mode by the dedicated register shown in the table below:

Table 60: Spectrum API: clock mode software register and setting

Registe	er	Value	Direction	Description			
SPC_CL	OCKMODE	20200	read/write	Defines the used clock mode			
	SPC_CM_INTPLL	1	Enables internal programmable high precision quartz for sample clock generation				

The user does not have to care about how the desired sampling rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below and the driver makes all the necessary calculations. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sampling rate that is matching your desired one best.

Table 61: Spectrum API: samplerate software register

Register	Value	Direction	Description
SPC_SAMPLERATE	20000	write	Defines the sample rate in Hz for internal sample rate generation.
		read	Read out the internal sample rate that is nearest matching to the desired one.

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 62: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{*}$ 1 $^{\prime\prime}$ enables clock output on external clock output connector. Writing a $_{*}$ 0 $^{\prime\prime}$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

Example on writing and reading internal sampling rate

```
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL); // Enables internal programmable quartz 1
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 62500000); // Set internal sampling rate to 62.5 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKOUT, 1); // enable the clock output of the card
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &lSamplerate); // Read back the programmed sample rate and print
printf ("Sample rate = %d\n", lSamplerate); // it. Output should be "Sample rate = 62500000"
```

Maximum and minimum internal sampling rate

The minimum and the maximum internal sampling rates depend on the specific type of board. Both values can be found in the technical data section of this manual.

Oversampling

All fast instruments have a minimum clock frequency that is limited by either the manufacturer limit of the used A/D converter or by limiting factors of the clock design. You find this minimum sampling rate specified in the technical data section as minimum native ADC converter clock.

When using one of the above mentioned internal clock modes the driver allows you to program sampling clocks that lie far beneath this minimum sampling clock. To run the instrument properly we use a special oversampling mode where the A/D converter/clock section is within its specification and only the digital part of the card is running with the slower clock. This is completely defined inside the driver and cannot be modified by the user. The following register allows to read out the oversampling factor for further calculation

Table 63: Spectrum API: clock oversampling readout register

Register	Value	Direction	Description
SPC_OVERSAMPLINGFACTOR	200123	read only	Returns the oversampling factor for further calculations. If oversampling isn't active a 1 is returned.

When using clock output the sampling clock at the output connector is the real instrument sampling clock and not the programmed slower sampling rate. To calculate the output clock, please just multiply the programmed sampling clock with the oversampling factor read with the above mentioned register.

Direct external clock

An external clock can be fed in on the external clock connector of the board. This can be any clock, that matches the specification of the card. The external clock signal can be used to synchronize the card on a system clock or to feed in an exact matching sampling rate.

Table 64: Spectrum API: software clock mode register and external clock settings

Register	r			
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_EXTERNAL	8	Enables external clock input for direct sample clock generation	

The maximum values for the external clock is board dependant and shown in the technical data section.

Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 50 Ohm termination on the board. If the termination is disabled, the impedance is high. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Table 65: Spectrum API: clock termination software register

Register	Value	Direction	Description
SPC_CLOCK50OHM	20120	read/write	A "1" enables the 50 Ohm termination at the external clock connector.

Clock threshold level

The external clock input of the M2p cards allows to set a threshold level in the range of \pm 5V to adopt the input to different logic standards (such as 1.5V LVTTL, 3.3V LVTTL, 5VTTL etc) as well as to allow to detect an externally AC-coupled clock by setting the level to 0 mV.

The threshold levels for the external clock is to be programmed in mV:

Table 66: Spectrum API: clock threshold software registers and available range therefore

Register	Value	Direction	Description	Range
SPC_CLOCK_AVAILTHRESHOLD_MIN	42423	read	returns the minimum clock threshold level to be programmed in mV	
SPC_CLOCK_AVAILTHRESHOLD_MAX	42424	read	returns the maximum clock threshold level to be programmed in mV	
SPC_CLOCK_AVAILTHRESHOLD_STEP	42425	read	returns the step size of clock threshold level to be programmed in mV	
SPC_CLOCK_THRESHOLD	42410	read/write	Threshold level for clock input	-5000 mV to +5000 mV

Example for setting the external clock threshold level:

spcm_dwSetParam_i32 (hDrv, SPC_CLOCK_THRESHOLD, 1500); // set threshold to 1.5V, suitable for 3.3V LVCMOS clock

As the digital bandwidth filter of the M2p.591x cards does require the generation of a higher internal ADC sample rate, it is not available when using direct external clocking (clock mode SPC_CM_EXTERNAL). Please see the "Setting up the inputs" chapter for details on the digital bandwidth filter for these cards.

External reference clock

If you have an external clock generator with a extremely stable frequency, you can use it as a reference clock. You can connect it to the external clock connector and the PLL will be fed with this clock instead of the internal reference. The following table shows how to enable the reference clock mode:

Table 67: Spectrum A	.PI: clock mode	software regis	ter and externa	l reference c	lock

Register	r	Value	Direction Description	
SPC_CLC	DCKMODE	20200	read/write Defines the used clock mode	
	SPC_CM_EXTREFCLOCK	32	Enables internal PLL with external reference for sample clock generation	

Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sampling rate you must set the SPC_REFERENCECLOCK register accordingly as shown in the table below. The driver automatically then sets the PLL to achieve the desired sampling rate. Please be aware that the PLL has some internal limits and not all desired sampling rates may be reached with every reference clock.

Table 68: Spectrum API: reference clock software register

Register Value		Value	Direction	Description
SPC_REFERENCECLOCK 20140		read/write	Programs the external reference clock in the range as stated in the technical data section	
External sampling rate in Hz as an integer value You need to set up this register exactly to the frequency of the extern		t up this register exactly to the frequency of the external fed in clock.		

Example of reference clock:

R S

spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_C	CM_EXTREFCLOCK); /	/ Set to reference clock mode
spcm_dwSetParam_i32 (hDrv, SPC_REFERENCECLOCK,	1000000); /	/ Reference clock that is fed in is 10 MHz
<pre>spcm_dwSetParam_i32 (hDrv, SPC_SAMPLERATE,</pre>	2500000); /	/ We want to have 25 MHz as sampling rate

The reference clock must be defined via the SPC_REFERENCECLOCK register prior to defining the sample rate via the SPC_SAMPLERATE register to allow the driver to calculate the proper clock settings correctly.

It is recommended that the sampling clock is always a multiple of the reference clock. If the sampling clock is a division of the reference clock, the clock starting phase is undetermined and may change between resets or clock configuration changes.



Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 50 Ohm termination on the board. If the termination is disabled, the impedance is high. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Register	Value	Direction	Description
SPC_CLOCK50OHM	20120	read/write	A $_{\rm w}$) $^{\prime\prime}$ enables the 50 Ohm termination at the external clock connector. Only possible, when using the external connector as an input.

Clock threshold level

The external clock input of the M2p cards allows to set a threshold level in the range of \pm 5V to adopt the input to different logic standards (such as 1.5V LVTTL, 3.3V LVTTL, 5VTTL etc) as well as to allow to detect an externally AC-coupled clock by setting the level to 0 mV.

The threshold levels for the external clock is to be programmed in mV:

Table 69: Spectrum API: clock threshold software registers and available range therefore

Register	Value	Direction	Description	Range
SPC_CLOCK_AVAILTHRESHOLD_MIN	42423	read	returns the minimum clock threshold level to be programmed in mV	
SPC_CLOCK_AVAILTHRESHOLD_MAX	42424	read	returns the maximum clock threshold level to be programmed in mV	
SPC_CLOCK_AVAILTHRESHOLD_STEP	42425	read	returns the step size of clock threshold level to be programmed in mV	
SPC_CLOCK_THRESHOLD	42410	read/write	Threshold level for clock input	-5000 mV to +5000 mV

Example for setting the external clock threshold level:

spcm_dwSetParam_i32 (hDrv, spc_clock_THRESHOLD, 1500); // set threshold to 1.5V, suitable for 3.3V LVCMOS clock

Trigger modes and appendant registers

General Description

The trigger modes of the Spectrum M2p series A/D and D/A cards are very extensive and give you the possibility to detect nearly any trigger event you can think of.

You can choose between various external trigger modes as well as internal trigger modes (on analog acquisition cards) including software and channel trigger, depending on your type of board. Many of the channel trigger modes can be independently set for each input channel (on A/D boards only) resulting in a even bigger variety of modes. This chapter is about to explain all of the different trigger modes and setting up the card's registers for the desired mode.

Trigger Engine Overview




Image 55: M2p card trigger engine overview with the different trigger sources and trigger outputs

The trigger engine of the M2p card series allows to combine several different trigger sources with OR and AND combination, with a trigger delay or even with an OR combination across several cards when using the Star-Hub option. The above drawing gives a complete overview of the trigger engine and shows all possible features that are available.

On A/D cards each analog input channel has two trigger level comparators to detect edges as well as windowed triggers. All card types have also different external trigger sources. One main trigger source (Ext0/Trig0) with one analog level comparator. Additionally three multi purpose inputs/outputs can be used as additional logic (TTL) trigger sources as well. These lines can also be software programmed to either inputs or outputs some extended status signals. Additionally one pure multi purpose output is also available for clock and status output.

The Enable trigger allows the user to enable or disable all trigger sources (including channel trigger on A/D cards and external trigger) with a single software command. The enable trigger command will not work on force trigger.

When the card is waiting for a trigger event, either a channel trigger or an external trigger the force trigger command allows to force a trigger event with a single software command. The force trigger overrides the enable trigger command.

Before the trigger event is finally generated, it is wired through a programmable trigger delay. This trigger delay will also work when used in a synchronized system thus allowing each card to individually delay its trigger recognition.

Trigger OR mask

The purpose of this passage is to explain the trigger OR mask (see left figure) and all the appendant software registers in detail.

The OR mask shown in the overview before as one object, is separated into two parts: a general OR mask for main external trigger (external analog window trigger), the secondary external trigger (external analog comparator trigger, the various PXI triggers (available on M4x PXIe cards only) and software trigger and a channel OR mask.




Image 56: Trigger overview - trigger OR mask

Every trigger source of the M2p series cards is wired to one of the above mentioned OR masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ORMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (A/D cards only) is realized with the SP-C_TRIG_CH_ORMASK0 register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.

If no input is enabled, the output will be a logic "true", to not block the following static AND mask.

The table below shows the relating register for the general OR mask and the possible constants that can be written to it.




Image 57: trigger OR mask details

Table 70: Spectrum API: external trigger OR mask related software register and available settings

Registe	r	Value	Direction Description		
SPC_TRIC	G_AVAILORMASK	40400	read Bitmask, in which all bits of the below mentioned sources for the OR mask are set, if available.		
SPC_TRIC	G_ORMASK	40410	read/write Defines the events included within the trigger OR mask of the card.		
	SPC_TMASK_NONE	Oh	No trigger sou	arce selected	
	SPC_TMASK_SOFTWARE	1h	Enables the software trigger for the OR mask. The card will trigger immediately after start.		
	SPC_TMASK_EXTO	2h	Enables the external (analog) trigger 0 (Trig In) for the OR mask. The card will trigger if the programmed condition this input is valid.		
	SPC_TMASK_EXT1	4h	Enables the X1	(logic) trigger for the OR mask. The card will trigger if the programmed condition for this input is valid.	
	SPC_TMASK_EXT2	8h	Enables the X2 (logic) trigger for the OR mask. The card will trigger if the programmed condition for this input is valid.		
	SPC_TMASK_EXT3	10h	Enables the X3	Enables the X3 (logic) trigger for the OR mask. The card will trigger if the programmed condition for this input is valid.	



Please note that as default the SPC_TRIG_ORMASK is set to SPC_TMASK_SOFTWARE. When not using any trigger mode requiring values in the SPC_TRIG_ORMASK register, this mask should explicitly cleared, as otherwise the software trigger will override other modes.

The following example shows, how to setup the OR mask, for the two external trigger inputs, ORing them together. When using just a single trigger, only this particular trigger must be used in the OR mask register, respectively. As an example a simple edge detection has been chosen for Ext1 input and a window edge detection has been chosen for Ext0 input. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

<pre>spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_LEVEL0, 1800); spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS);</pre>	
<pre>spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT1_MODE, SPC_TM_NEG);</pre>	<pre>// Setting up X1 logic trigger for falling edges</pre>
<pre>// Enable both external triggers within the OR mask, by ORir spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT1 </pre>	

The table below is showing the registers for the channel OR mask (A/D cards only) and the possible constants that can be written to it.

Register		Value	Direction	Description
SPC_TRIG_CH_A	AVAILORMASK0	40450	read	Bitmask, in which all bits of the below mentioned sources/channels (07) for the channel OR mask are set, if available.
SPC_TRIG_CH_C	ORMASKO	40460	read/write Includes the analog channels (07) within the channel trigger OR mask of the card.	
SPC_1	TMASK0_CH0	0000001h	Enables chann	el0 for recognition within the channel OR mask.
SPC_1	TMASK0_CH1	0000002h	Enables channel1 for recognition within the channel OR mask.	
SPC_1	TMASK0_CH2	00000004h	Enables channel2 for recognition within the channel OR mask.	
SPC_1	TMASK0_CH3	0000008h	Enables chann	el3 for recognition within the channel OR mask.
SPC_1	TMASK0_CH4	00000010h	Enables chann	el4 for recognition within the channel OR mask.
SPC_1	TMASK0_CH5	0000020h	Enables channel5 for recognition within the channel OR mask.	
SPC_1	TMASK0_CH6	00000040h	Enables channel6 for recognition within the channel OR mask.	
SPC_1	TMASK0_CH7	00000080h	Enables chann	el7 for recognition within the channel OR mask.

Table 71: Spectrum API: channel trigger OR mask related software register and available settings

The following example shows, how to setup the OR mask for channel trigger. As an example a simple edge detection has been chosen. The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

spcm_dwSetParam_i32 (h	nDrv, S	SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger
spcm_dwSetParam_i32 (h	nDrv, S	SPC_TRIG_CH_ORMASK0, SPC_TMASK0_CH0);// Enable channel0 trigger within the OR mask
		SPC_TRIG_CH0_LEVEL0, 0); // Trigger level is zero crossing
spcm_dwSetParam_i32 (h	nDrv, S	SPC_TRIG_CH0_MODE, SPC_TM_POS); // Setting up channel trigger for rising edges

Trigger AND mask

The purpose of this passage is to explain the trigger AND mask (see left figure) and all the appendant software registers in detail.

The AND mask shown in the overview before as one object, is separated into two parts: a general AND mask for external trigger and software trigger and a channel AND mask.




Image 58: Trigger overview - trigger AND mask

Every trigger source of the M2p series cards except the software trigger is wired to one of the above mentioned AND masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ANDMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (A/D cards only) is realized with the SP-C_TRIG_CH_ANDMASKO register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a biffield, so that they can be combined by one access to the driver with the help of a bitwise OR.

If no input is enabled, the output will be a logic "true", to not block the following static AND mask.




Image 59: trigger AND mask details

Reg SPC SPC

The table below shows the relating register for the general AND mask and the possible constants that can be written to it.

gister		Value	Direction	Description	
C_TRIC	-AVAILANDMASK	40420	read	Bitmask, in which all bits of the below mentioned sources for the AND mask are set, if available.	
C_TRIG	_ANDMASK	40430	read/write Defines the events included within the trigger AND mask of the card.		
	SPC_TMASK_NONE	0	No trigger source selected		
	SPC_TMASK_EXT0	2h	Enables the external (analog) trigger 0 for the AND mask. The card will trigger if the programmed cond input is valid.		
	SPC_TMASK_EXT1	4h	Enables the X1 (logic) trigger for the AND mask. The card will trigger if the programmed condition for this valid.		
	SPC_TMASK_EXT2	8h	Enables the X2 (logic) trigger for the AND mask. The card will trigger if the programmed condition for this input is valid.		
	SPC_TMASK_EXT3	10h	Enables the X3 (logic) trigger for the AND mask. The card will trigger if the programmed condition for t valid.		

Table 72: Spectrum API: external trigger AND mask related software register and available settings

The following example shows, how to setup the AND mask, for an external trigger. As an example a simple high level detection has been chosen. When multiple external triggers shall be combined by AND, both of the external sources must be included in the AND mask register, similar to the OR mask example shown before. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

spcm_dwSetParam_i32 (h	hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE);	// disable default software trigger
spcm_dwSetParam_i32 (h	hDrv, SPC TRIG ANDMASK, SPC TMASK EXT0);	// Enable external trigger within the AND mask
spcm_dwSetParam_i32 (h	hDrv, SPC_TRIG_EXT0_LEVEL0, 2000);	// Trigger level is 2.0 V (2000 mV)
spcm_dwSetParam_i32 (H	hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_HIGH);	// Setting up external trigger for HIGH level

The table below is showing the constants for the channel AND mask (A/D cards only) and all the constants for the different channels.

Register		Value	Direction Description	
SPC_TRIG	_CH_AVAILANDMASK0	40470	read Bitmask, in which all bits of the below mentioned sources/channels (07) for the channare set, if available.	
SPC_TRIG	_CH_ANDMASK0	40480	read/write Includes the analog or digital channels (07) within the channel trigger AND mask of the card.	
	SPC_TMASK0_CH0	0000001h	Enables chann	el0 for recognition within the channel OR mask.
	SPC_TMASK0_CH1	0000002h	Enables channel 1 for recognition within the channel OR mask.	
	SPC_TMASK0_CH2	0000004h	Enables channel2 for recognition within the channel OR mask.	
	SPC_TMASK0_CH3	0000008h	Enables chann	el3 for recognition within the channel OR mask.
	SPC_TMASK0_CH4	00000010h	Enables chann	el4 for recognition within the channel OR mask.
	SPC_TMASK0_CH5	00000020h	Enables channel5 for recognition within the channel OR mask.	
	SPC_TMASK0_CH6	00000040h	Enables channel6 for recognition within the channel OR mask.	
	SPC_TMASK0_CH7	0000080h	Enables chann	el7 for recognition within the channel OR mask.

Table 73: Spectrum API: channel trigger AND mask related software register and available settings

The following example shows, how to setup the AND mask for a channel trigger. As an example a simple level detection has been chosen. The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

spcm_dwSetParam_i32	(hDrv,	<pre>SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger</pre>	
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH_ANDMASK0, SPC_TMASK0_CH0);// Enable channel0 trigger within AND mask	
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH0_LEVEL0, 0); // channel level to detect is zero level	
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH0_MODE, SPC_TM_HIGH); // Setting up ch0 trigger for HIGH levels	

Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after the card is started and the trigger engine is armed. The resulting delay upon start includes the time the board needs for its setup and the time for recording the pre-trigger area (for acquisition cards).



For enabling the software trigger one simply has to include the software event within the trigger OR mask, as the following table is showing:

Table 74: Spectrum API: software register and register setting for software trigger

Registe	r	Value	Direction	Description
SPC_TRIC	G_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.
	SPC_TMASK_SOFTWARE	1h	Sets the trigger mode to software, so that the recording/replay starts immediately.	

Example for setting up the software trigger:

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_SOFTWARE); // Internal software trigger mode is used

Force- and Enable trigger

In addition to the software trigger (free run) it is also possible to force a trigger event by software while the board is waiting for a real physical trigger event. The forcetrigger command will only have any effect, when the board is waiting for a trigger event. The command for forcing a trigger event is shown in the table below.

Issuing the forcetrigger command will every time only generate one trigger event. If for example using Multiple Recording that will result in only one segment being acquired by forcetrigger. After execution of the forcetrigger command the trigger engine will fall back to the trigger mode that was originally programmed and will again wait for a trigger event.

Table 75: Spectrum API: command register and force trigger command

Regis	ster	Value	Direction	Description
SPC_/	M2CMD	100	write	Command register of the M2i/M3i/M4i/M4x/M2p/M5i series cards.
	M2CMD_CARD_FORCETRIGGER	10h	Forces a trigger event if the hardware is still waiting for a trigger event.	

The example shows, how to use the forcetrigger command:

spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD CARD FORCETRIGGER); // Force trigger is used.

It is also possible to enable (arm) or disable (disarm) the card's whole triggerengine by software. By default the trigger engine is disabled.

Table 76: Spectrum API: command register and trigger enable/disable command

Registe	r	Value	Direction	Description
SPC_M2	CMD	100	write	Command register of the M2i/M3i/M4i/M4x/M2p/M5i series cards.
	M2CMD_CARD_ENABLETRIGGER	8h	Enables the trigger engine. Any trigger event will now be recognized.	
	M2CMD_CARD_DISABLETRIGGER	20h	Disables the trigger engine. No trigger events will be recognized, except force trigger.	

The example shows, how to arm and disarm the card's trigger engine properly:

```
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_ENABLETRIGGER); // Trigger engine is armed.
...
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_DISABLETRIGGER); // Trigger engine is disarmed.
```

Trigger delay

All of the Spectrum M2p series cards allow the user to program an additional trigger delay. As shown in the trigger overview section, this delay is the last element in the trigger chain. Therefore the user does not have to care for the sources when programming the trigger delay.

As shown in the overview the trigger delay is located after the starhub connection meaning that every M2p card being synchronized can still have its own trigger delay programmed. The Star-Hub will combine the original trigger events before the result is being delayed.

The delay is programmed in samples. The resulting time delay will therefore be [Programmed Delay] / [Sampling Rate].




Image 60: M2p trigger engine overview and delay trigger

The following table shows the related register and the possible values. A value of 0 disables the trigger delay.

Table 77: Spectrum API: delay trigger software registers and programmable settings

Register	r	Value	Direction	Description
SPC_TRIC	G_AVAILDELAY	40800	read	Contains the maximum available delay as a decimal integer value.
SPC_TRIC	G_DELAY	40810	read/write	Defines the delay for the detected trigger events.
		No additional delay will be added. The resulting internal delay is mentioned in the technical data section.		
		Defines the add (4 GSamples -	ditional trigger delay in number of sample clocks. The trigger delay can be programmed up to 1) = 4294967295. The stepsize is 1 samples for 16 bit cards.	

The example shows, how to use the trigger delay command:

Using the delay trigger does not affect the ratio between pre trigger and post trigger recorded number of samples, but only shifts the trigger event itself. For changing these values, please take a look in the relating chapter about "Acquisition Modes".



Trigger holdoff

All the cards of the Spectrum M2p series allow the user to program a trigger holdoff time when using one of the segmented acquisition or generation modes, such as Multiple Recording/Multiple Replay, ABA Mode (analog acquisition cards only) or Gated Sampling/Gated Replay. This can be useful when observing and analyzing certain signals that are packeted or bursty in nature.

Using a trigger holdoff will result in an artificially inserted dead-time after each posttrigger area, in which the trigger engine will reject all detected trigger events. The holdoff value is programmed in samples and the resulting holdoff time will therefore be [Programmed Delay] / [Sampling Rate].

The following table shows the related register and the possible values. A value of 0 disables the trigger holdoff.

Table 78: Spectrum API: trigger holdoff related registers and settings for these

Register	r	Value	Direction	Description
SPC_TRIC	G_AVAILHOLDOFF	40802	read	Contains the maximum available holdoff as a decimal integer value.
SPC_TRIC	G_HOLDOFF	40811	read/write	Defines the trigger holdoff for the card's trigger engine for segmented modes (Multi, ABA, Gate).
		No additional holdoff will be added.		
		Defines the trig (4 GSamples -	ger holdoff in number of sample clocks. The trigger holdoff can be programmed up to 1) = 4294967295. The stepsize is 1 samples for 16 bit cards.	

The example shows, how to use the trigger holdoff command:

spcm_dwSetParam_i64 (hDrv, SPC_TRIG_HOLDOFF, 2000); // A trigger holdoff is set to 2000

Trigger Counter

The number of acquired trigger events is counted in hardware and can be read out while the acquisition is running or after the acquisition has finished. The trigger events are counted both in standard mode as well as in FIFO mode.

Table 79: Spectrum API: trigger counter register and register return values

Register	Value	Direction	Description
SPC_TRIGGERCOUNTER	200905	read	Returns the number of trigger events that has been acquired since the acquisition start. The internal trigger counter has 48 bits. It is therefore necessary to read out the trigger counter value with 64 bit access or 2 x 32 bit access if the number of trigger events exceed the 32 bit range.

The trigger counter feature needs at least driver version V2.17 and firmware version V20 (M2i series), V10 (M3i series), V6 (M4i/M4x series) or V1 (M2p and M5i series). Please update the driver and the card firmware to these versions to use this feature. Trying to use this feature without the proper firmware version will issue a driver error.

On M2i and M3i cards, using the trigger counter information allows to determine how many Multiple Recording segments have been acquired and can perform a memory flush by issuing Force trigger commands to read out all data. This is helpful if the number of trigger events is not known at the start of the acquisition. In that case one will do the following steps:




- Program the maximum number of segments that one expects or use the FIFO mode with unlimited segments
- Set a timeout to be sure that there are no more trigger events acquired. Alternatively one can manually proceed as soon as it is clear from the application that all trigger events have been acquired
- Read out the number of acquired trigger segments
- Issue a number of Force Trigger commands to fill the complete memory (standard mode) or to transfer the last FIFO block that contains valid data segments
- Use the trigger counter value to split the acquired data into valid data with a real trigger event and invalid data with a force trigger event.

Main analog external trigger (Ext0)

The M2p series has one primary external trigger input consisting of an input stage with programmable either 5 kOhm or 50 Ohm input termination and one comparator that can be programmed in the range of ±5000 mV. Using a comparator offers a wide range of different logic levels for the available trigger modes that are supported like edge, level.

The external analog trigger can be easily combined with channel trigger or with the additional logic triggers via the multi-purpose I/O lines, when being programmed as an additional external trigger input. The programming of the masks is shown in the chapters above.





Trigger Mode

Please find the main external (analog) trigger input modes below. A detailed description of the modes follows in the next chapters..

Table 80: Spectrum API: external trigger mode registers and available settings therefore

Register		Value	Direction	Description	
SPC_TRIG_EX	TO_AVAILMODES	40500	read Bitmask showing all available trigger modes for external 0 (Ext0) = main analog trigger input		
SPC_TRIG_EX	TO_MODE	40510	read/write Defines the external trigger mode for the external SMB connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.		
SPO	SPC_TM_NONE 0000000h		Channel is not used for trigger detection. This is as with the trigger masks another possibility for disabling channels.		
SPO	C_TM_POS	0000001h	Trigger detection for positive edges (crossing level 0 from below to above)		
SPO	SPC_TM_NEG 0000002h		Trigger detection for negative edges (crossing level 0 from above to below)		
SPO	C_TM_BOTH	00000004h	Trigger detection	on for positive and negative edges (any crossing of level 0)	
SPO	C_TM_HIGH	0000008h	Trigger detection	igger detection for HIGH levels (signal above level 0)	
SPO	C_TM_LOW	00000010h	Trigger detection	on for LOW levels (signal below level 0)	
	C_TM_POS SPC_TM_P- _GREATER	4000001h	Sets the trigger mode for external trigger to detect HIGH pulses that are longer than a programmed pulsewid		
	C_TM_POS SPC_TM_P- _SMALLER	2000001h	Sets the trigger mode for external trigger to detect HIGH pulses that are shorter than a programmed pulsewidth.		
	C_TM_NEG SPC_TM_P- GREATER	4000002h	Sets the trigger mode for external trigger to detect LOW pulses that are longer than a programmed pulsewidth.		
	C_TM_NEG SPC_TM_P- _SMALLER	2000002h	Sets the trigger	r mode for external trigger to detect LOW pulses that are shorter than a programmed pulsewidth.	

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Table 81: Spectrum API: trigger or mask and setup for external trigger

R	Register		Value	Direction	Description
S	PC_TRIC	G_ORMASK	40410	read/write	Defines the OR mask for the different trigger sources.
		SPC_TMASK_EXTO	2h	Enable primary external trigger input for the OR mask	

Trigger Input Termination

The external trigger input is a high impedance input with 5 kOhm termination against GND. It is possible to program a 50 Ohm termination by software to terminate fast trigger signals correctly. If you enable the termination, please make sure, that your trigger source is capable to deliver the needed current. Please check carefully whether the source is able to fulfill the trigger input specification given in the technical data section.

Table 82: Spectrum API: register for controlling analog trigger input termination

Register	Value	Direction	Description
SPC_TRIG_TERM	40110	read/write	A $_{_{\rm M}}$ 1 $^{\prime\prime}$ sets the 50 Ohm termination for external trigger signals. A $_{_{\rm M}}$ 0 $^{\prime\prime}$ sets the high impedance termination

Please note that the signal levels will drop by 50% if using the 50 Ohm termination and your source also has 50 Ohm output impedance (both terminatiors will then work as a 1:2 divider). In that case it will be necessary to reprogram the trigger levels to match the new signal levels. In case of problems receiving a trigger please check the signal level of your source while connected to the terminated input.

Trigger level

All of the external (analog) trigger modes listed above require a trigger level to be set (except SPC_TM_NONE of course). The meaning of the trigger levels is depending on the selected mode and can be found in the detailed trigger mode description that follows.

Trigger level for the external (analog) trigger is to be programmed in mV:

Register	Value	Direction	Description	Range
SPC_TRIG_EXT_AVAILO_MIN	42340	read	returns the minimum trigger level to be programmed in mV	
SPC_TRIG_EXT_AVAILO_MAX	42341	read	returns the maximum trigger level to be programmed in mV	
SPC_TRIG_EXT_AVAILO_STEP	42342	read	returns the step size of trigger level to be programmed in mV	
SPC_TRIG_EXTO_LEVELO	42320	read/write	Trigger level 0 for external trigger Ext0	-5000 mV to +5000 mV

Detailed description of the external analog trigger modes

For all external analog trigger modes shown below, either the OR mask or the AND must contain the external trigger to activate the external input as trigger source:.

Register	Value	Direction	Description
SPC_TRIG_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.
SPC_TRIG_ANDMASK	40430	read/write	Defines the events included within the trigger AND mask of the card.
SPC_TMASK_EXTO	2h	Enables the main external (analog) trigger 0 for the mask.	

The following pages explain the available modes in detail.

Trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 85: Spectrum API: trigger mode register and settings for positive edge external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS	1h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 86: Spectrum API: trigger mode register and settings for negative edge external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on positive and negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal (either rising or falling edge) the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 87: Spectrum API: trigger mode register and settings for positive and negative edges external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_BOTH	4h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

High level trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the high level (acting like positive edge trigger) or if the trigger signal is already above the programmed level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is above the programmed trigger level.




Table 88: Spectrum API: trigger mode register and settings for high level external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the upper trigger level in mV	mV

Low level trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the low level (acting like negative edge trigger) or if the trigger signal is already above the programmed level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is below the programmed trigger level.




Table 89: Spectrum API: trigger mode register and settings for low level external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_LOW	0000010h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the triggerevent will be detected.

rosses n the detected used Used Triggerlevel Triggerlevel Triggerlevel

The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Table 90: Spectrum API: trigger mode register and settings for long positive pulses on the external trigger input

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_POS SPC_TM_PW_GREATER	0400001h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Pulsewidth trigger for long negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the trigger event will be detected.

The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Table 91: Spectrum API: trigger mode register and settings for long negative pulses on the external trigger input

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG SPC_TM_PW_GREATER	0400002h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Pulsewidth trigger for short positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.

If the signal does cross the trigger level again within the the programmed pulsewidth time, a triggerevent will be detected.





Table 92: Spectrum API: trigger mode register and settings for short positive pulses on the external trigger input

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS SPC_TM_PW_SMALLER	0200001h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]



Pulsewidth trigger for short negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.

If the signal does cross the trigger level again within the the programmed pulsewidth time, a triggerevent will be detected.




Table 93: Spectrum API: trigger mode register and settings for short negative pulses on the external trigger input

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG SPC_TM_PW_SMALLER	02000002h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

To find out what maximum pulsewidth (in samples) is available, please read out the register shown in the table below:

Table 94: Spectrum API: register for reading out the maximum available value for pulse length detection using pulse-width trigger

Register	Value	Direction	Description
SPC_TRIG_EXT_AVAILPULSEWIDTH	44201	read	Contains the maximum possible value for the external trigger pulsewidth counter. Valid for all of the external trigger sources.


The following example shows, how to setup the card for using pulse width trigger on EXTO trigger input:

// Setting up external X0 TTL trigger to detect low pulses t	that are below 1500 mV longer than 50 samples
<pre>spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXT0_LEVEL0,</pre>	1500);
<pre>spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXT0_MODE, SPC_TM_NEG S</pre>	SPC_TM_PW_GREATER);
<pre>spcm_dwSetParam_i64 (hDrv, SPC_TRIG_EXT1_PULSEWIDTH ,</pre>	50);
<pre>spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK,</pre>	<pre>SPC_TMASK_EXT1); // and enable it in OR mask</pre>

External logic trigger (X1, X2, X3)

The three multi purpose I/O lines of the M2p series can be set up as additional logic (TTL) triggers.

The external logic triggers can be easily combined with the external analog trigger as well as the channel trigger. The programming of the masks is shown in the chapters above.



Trigger Mode

Image 62: trigger engine overview and multi purpose trigger

Please find the main external (analog) trigger input modes below. A detailed description of the modes follows in the next chapters..

Table 95: Spectrum API: external logic trigger registers and settings for them

Register		Value	Direction	Description
SPC_TRIG_EXT1_AVAILMOD	ES	40501	read	Bitmask showing all available trigger modes for external 1 (X1) = logic trigger input
SPC_TRIG_EXT2_AVAILMOD	ES	40502	read	Bitmask showing all available trigger modes for external 2 (X2) = logic trigger input
SPC_TRIG_EXT3_AVAILMOD	ES	40503	read	Bitmask showing all available trigger modes for external 3 (X3) = logic trigger input
SPC_TRIG_EXT1_MODE		40511	read/write	Defines the external trigger mode for the external MMCX connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.
SPC_TRIG_EXT2_MODE		40512	read/write	Defines the external trigger mode for the external MMCX connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.
SPC_TRIG_EXT3_MODE		40513	read/write	Defines the external trigger mode for the external MMCX connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.
SPC_TM_NONE		00000000h	Channel is not	t used for trigger detection. This is as with the trigger masks another possibility for disabling channels.
SPC_TM_POS		0000001h	Sets the trigger mode for external logic (TTL) trigger to detect positive edges.	
SPC_TM_NEG		0000002h	Sets the trigge	r mode for external logic (ΠL) trigger to detect negative edges.
SPC_TM_BOTH		00000004h	Sets the trigge	r mode for external logic (TTL) trigger to detect positive and negative edges
SPC_TM_HIGH		0000008h	Sets the trigge	r mode for external logic (ΠL) trigger to detect HIGH levels.
SPC_TM_LOW		00000010h	Sets the trigge	r mode for external logic (ΠL) trigger to detect LOW levels.
SPC_TM_POS S W_GREATER	PC_TM_P-	4000001h	Sets the trigge width.	r mode for external logic (TTL) trigger to detect HIGH pulses that are longer than a programmed pulse-
SPC_TM_POS S W_SMALLER	PC_TM_P-	2000001h	Sets the trigger mode for external logic (TTL) trigger to detect HIGH pulses that are shorter than a programmed width.	
SPC_TM_NEG W_GREATER	SPC_TM_P-	4000002h	Sets the trigger mode for external logic (TTL) trigger to detect LOW pulses that are longer than a programmed width.	
SPC_TM_NEG W_SMALLER	SPC_TM_P-	2000002h	Sets the trigge width.	r mode for external logic (TTL) trigger to detect LOW pulses that are shorter than a programmed pulse-

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Table 96: Spectrum API: trigger OR mask register an settings for external logic trigger

Regist	er	Value	Direction	Description
SPC_TR	IG_ORMASK	40410	read/write	Defines the OR mask for the different trigger sources.
	SPC_TMASK_EXT1	4h	Enable logic trigger X1 input for the OR mask	
	SPC_TMASK_EXT2	8h	Enable logic tr	igger X2 input for the OR mask
	SPC_TMASK_EXT3	10h	Enable logic trigger X3 input for the OR mask	

Detailed description of the logic trigger modes

Positive (rising) edge TTL trigger

This mode is for detecting the rising edges of an external TTL signal. The board will trigger on the first rising edge that is detected after starting the board.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 97: Spectrum API: trigger mode register and settings for positive TTL edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_POS	1h

Example on how to set up the board for positive TTL trigger:

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS);// Set up ext. TTL trigger to detect positive edges

HIGH level TTL trigger

This mode is for detecting the HIGH levels of an external TTL signal. The board will trigger on the first HIGH level that is detected after starting the board. If this condition is fulfilled when the board is started, a trigger event will be detected.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 98: Spectrum API: trigger mode register and settings for high level TTL trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_HIGH	8h

Negative (falling) edge TTL trigger

This mode is for detecting the falling edges of an external TTL signal. The board will trigger on the first falling edge that is detected after starting the board.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.





Table 99: Spectrum API: trigger mode register and settings for negative TTL edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_NEG	2h

LOW level TTL trigger

This mode is for detecting the LOW levels of an external TTL signal. The board will trigger on the first LOW level that is detected after starting the board. If this condition is fulfilled when the board is started, a trigger event will be detected.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for



a trigger again.

Table 100: Spectrum API: trigger mode register and settings for low level TTL trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_LOW	10h

Positive (rising) and negative (falling) edges TTL trigger

This mode is for detecting the rising and falling edges of an external TTL signal. The board will trigger on the first rising or falling edge that is detected after starting the board.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 101: Spectrum API: trigger mode register and settings for positive and negative TTL edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_BOTH	4h

TTL pulsewidth trigger for long HIGH pulses

This mode is for detecting HIGH pulses of an external TTL signal that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 102: Spectrum API: trigger mode register and settings for TTL on long high pulses trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_PULSEWIDTH SPC_TRIG_EXT2_PULSEWIDTH SPC_TRIG_EXT3_PULSEWIDTH	44211 44212 44213	read/write	Sets the pulsewidth in samples.	2 up to [4G -1]
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	(SPC_TM_POS SPC_TM_PW_GREATER)	4000001h

TTL pulsewidth trigger for short HIGH pulses

This mode is for detecting HIGH pulses of an external TTL signal that are shorter than a programmed pulsewidth. If the pulse is longer than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 103: Spectrum API: trigger mode register and settings for TTL on short high pulses trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_PULSEWIDTH SPC_TRIG_EXT2_PULSEWIDTH SPC_TRIG_EXT3_PULSEWIDTH	44211 44212 44213	read/write	Sets the pulsewidth in samples.	2 up to [4G -1]
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	(SPC_TM_POS SPC_TM_PW_SMALLER)	2000001h

TTL pulsewidth trigger for long LOW pulses

This mode is for detecting LOW pulses of an external TTL signal that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board.

The next trigger event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 104: Spectrum API: trigger mode register and settings for TTL on long low pulses trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_PULSEWIDTH SPC_TRIG_EXT2_PULSEWIDTH SPC_TRIG_EXT3_PULSEWIDTH	44211 44212 44213	read/write	Sets the pulsewidth in samples.	2 up to [4G -1]
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	(SPC_TM_NEG SPC_TM_PW_GREATER)	4000002h

TTL pulsewidth trigger for short LOW pulses

This mode is for detecting LOW pulses of an external TTL signal that are shorter than a programmed pulsewidth. If the pulse is longer than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Table 105: Spectrum API: trigger mode register and settings for TTL on short low pulses trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_PULSEWIDTH SPC_TRIG_EXT2_PULSEWIDTH SPC_TRIG_EXT3_PULSEWIDTH	44211 44212 44213	read/write	Sets the pulsewidth in samples.	2 up to [4G -1]
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	(SPC_TM_NEG SPC_TM_PW_SMALLER)	2000002h

The following example shows, how to setup the card for using external TTL pulse width trigger on EXT1 (X1) input:

// Setting up external X1 TTL trigger to detect low pulses	s that are longer than 50 samples
spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXT1_MODE, SPC_TM_NEG	SPC_TM_PW_GREATER);
<pre>spcm_dwSetParam_i64 (hDrv, SPC_TRIG_EXT1_PULSEWIDTH ,</pre>	50);
<pre>spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK,</pre>	<pre>SPC_TMASK_EXT1); // and enable it in OR mask</pre>


To find out what maximum pulsewidth (in samples) is available, please read out the register shown in the table below:

Table 106: Spectrum API: register for reading the maximum value for defining external pulse length using pulsewidth trigger

Register	Value	Direction	Description
SPC_TRIG_EXT_AVAILPULSEWIDTH	44201	read	Contains the maximum possible value for the external trigger pulsewidth counter. Valid for all of the
			external trigger sources.

Channel Trigger

Overview of the channel trigger registers



The channel trigger modes are the most common modes, compared to external equipment like oscilloscopes. The huge variety of different channel trigger modes enable you to observe nearly any part of the analog signal. This chapter is about to explain the different modes in detail. To enable the channel trigger, you have to set the channel triggermode register accordingly. Therefore you have to choose, if you either want only one channel to be the trigger source, or if you want to combine two or more channels to a logical OR or a logical AND trigger.

Image 63: trigger engine overview and channel trigger

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.

Table 107: Spectrum API: channel trigger OR mask register

Register		Value	Direction Description			
SPC_TRIC	G_CH_ORMASK0	40460	read/write Defines the OR mask for the channel trigger sources.			
	SPC_TMASK0_CH0	1h	Enables channel0 input for the channel OR mask			

The following table shows the according registers for the two general channel trigger modes. It lists the maximum of the available channel mode registers for your card's series. So it can be that you have less channels installed on your specific card and therefore have less valid channel mode registers. If you try to set a channel, that is not installed on your specific card, an error message will be returned.

Table 108: Spectrum API: channel trigger register and available settings for these

Register	Value	Direction Description			
SPC_TRIG_CH_AVAILMODES	40600	read	Bitmask, in which all bits of the below mentioned modes for the channel trigger are set, if available.		
SPC_TRIG_CH0_MODE	40610	read/write	Sets the trigger mode for channel 0. Channel 0 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH1_MODE	40611	read/write Sets the trigger mode for channel 1. Channel 1 must be enabled in the channel OR/AND mas			
SPC_TRIG_CH2_MODE	40612	read/write Sets the trigger mode for channel 2. Channel 2 must be enabled in the channel OR/AND mas			
SPC_TRIG_CH3_MODE	40613	read/write	Sets the trigger mode for channel 3. Channel 3 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH4_MODE	40614	read/write	Sets the trigger mode for channel 4. Channel 4 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH5_MODE	40615	read/write	Sets the trigger mode for channel 5. Channel 5 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH6_MODE	40616	read/write	Sets the trigger mode for channel 6. Channel 6 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH7_MODE	40617	read/write	Sets the trigger mode for channel 7. Channel 7 must be enabled in the channel OR/AND mask.		
SPC_TM_NONE	00000000h	Channel is no	ot used for trigger detection. This is as with the trigger masks another possibility for disabling channels.		
SPC_TM_POS	0000001h	Enables the tr	igger detection for positive edges		
SPC_TM_NEG	0000002h	Enables the tr	igger detection for negative edges		
SPC_TM_BOTH	00000004h	Enables the tr	igger detection for positive and negative edges		
SPC_TM_LOW	00000010h	Enables the trigger detection for LOW levels			
SPC_TM_HIGH	0000008h	Enables the trigger detection for HIGH levels			
SPC_TM_POS SPC_TM_REARM	01000001h	Trigger detection for positive edges on level 0. Trigger is armed when crossing level 1 to avoid false trigger on noise			
SPC_TM_NEG SPC_TM_REARM	0100002h	Trigger detection for negative edges on level 1. Trigger is armed when crossing level 0 to avoid false trigger on noise			
SPC_TM_POS SPC_TM_PW_GREATER	0400001h	Enables the p	ulsewidth trigger detection for long positive pulses		
SPC_TM_NEG SPC_TM_PW_GREATER	0400002h	Enables the p	ulsewidth trigger detection for long negative pulses		
SPC_TM_POS SPC_TM_PW_SMALLER	0200001h	Enables the p	ulsewidth trigger detection for short positive pulses		
SPC_TM_NEG SPC_TM_PW_SMALLER	02000002h	Enables the p	ulsewidth trigger detection for short negative pulses		
SPC_TM_WINENTER	0000020h	Enables the w	vindow trigger for entering signals		
SPC_TM_WINLEAVE	00000040h	Enables the w	vindow trigger for leaving signals		
SPC_TM_INWIN	0000080h	Enables the w	vindow trigger for inner signals		
SPC_TM_OUTSIDEWIN	00000100h	Enables the w	vindow trigger for outer signals		
SPC_TM_POS SPC_TM_HYSTERESIS	2000001h	Enables the tr	igger detection for positive edges with hysteresis		
SPC_TM_NEG SPC_TM_HYSTERESIS	2000002h	Enables the tr	igger detection for negative edges with hysteresis		
SPC_TM_POS SPC_TM_REARM SPC_TM_HYSTERESIS	21000001h	Trigger detect trigger on noi	tion for positive edges with hysteresis on level 0. Trigger is armed when crossing level 1 to avoid false ise		
SPC_TM_NEG SPC_TM_REARM SPC_TM_HYSTERESIS	21000002h	Trigger detect trigger on no	tion for negative edges with hysteresis on level 1. Trigger is armed when crossing level 0 to avoid false ise		
SPC_TM_LOW SPC_TM_HYSTERESIS	20000010h	Enables the tr	igger detection for LOW levels with hysteresis		

SPC_TM_HIGH SPC_TM_HYSTERESIS	2000008h	Enables the trigger detection for HIGH levels with hysteresis	
SPC_TM_SPIKE	00000200h	Enables the spike trigger mode.	
SPC_TM_WINENTER SPC_TM_P- W_GREATER	04000020h	Enables the window trigger for long inner signals	
SPC_TM_WINLEAVE SPC_TM_P- W_GREATER	04000040h	Enables the window trigger for long outer signals	
SPC_TM_WINENTER SPC_TM_P- W_SMALLER	02000020h	Enables the window trigger for short inner signals	
SPC_TM_WINLEAVE SPC_TM_P- W_SMALLER	02000040h	Enables the window trigger for short outer signals	

If you want to set up a two channel board to detect only a positive edge on channel 0, you would have to setup the board like the following example. Both of the examples either for the single trigger source and the OR trigger mode do not include the necessary settings for the trigger levels. These settings are detailed described in the following paragraphs.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASK0, SPC_TMASK0_CH0); // Enable channel 0 in the OR mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH0_MODE, SPC_TM_POS ); // Set triggermode of Ch 0 to positive edge
```

If you want to set up a two channel board to detect a trigger event on either a positive edge on channel 0 or a negative edge on channel 1 you would have to set up your board as the following example shows.

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable software trigger spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASKO, SPC_TMASKO_CH0 | SPC_TMASKO_CH1); // Enable Ch 0 & Ch 1 spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH0_MODE, SPC_TM_POS); // Set triggermode of Ch 0 to positive edge spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH1_MODE, SPC_TM_NEG); // Set triggermode of Ch 1 to negative edge

Channel trigger level

All of the channel trigger modes listed above require at least one trigger level to be set (except SPC_TM_NONE of course). Some modes like the window triggers require even two levels (upper and lower level) to be set.

After the data has been sampled, the upper N data bits are compared with the N bits of the trigger levels. The following table shows the level registers and the possible values they can be set to for your specific card.

As the trigger levels are compared to the digitized data, the trigger levels depend on the channels input range. For every input range available to your board there is a corresponding range of trigger levels. On the different input ranges the possible stepsize for the trigger levels differs as well as the maximum and minimum values. The table further below gives you the absolute trigger levels for your specific card series.

16 bit resolution for the trigger levels:

Table 109: Spectrum API: channel trigger level registers

Register	Value	Direction	Description	Range
SPC_TRIG_CH0_LEVEL0	42200	read/write	Trigger level 0 channel 0: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH1_LEVEL0	42201	read/write	Trigger level 0 channel 1: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH2_LEVEL0	42202	read/write	Trigger level 0 channel 2: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH3_LEVEL0	42203	read/write	Trigger level 0 channel 3: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH4_LEVEL0	42204	read/write	Trigger level 0 channel 4: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH5_LEVEL0	42205	read/write	Trigger level 0 channel 5: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH6_LEVEL0	42206	read/write	Trigger level 0 channel 6: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH7_LEVEL0	42207	read/write	Trigger level 0 channel 7: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH0_LEVEL1	42300	read/write	Trigger level 1 channel 0: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH1_LEVEL1	42301	read/write	Trigger level 1 channel 1: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH2_LEVEL1	42302	read/write	Trigger level 1 channel 2: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH3_LEVEL1	42303	read/write	Trigger level 1 channel 3: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH4_LEVEL1	42304	read/write	Trigger level 1 channel 4: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH5_LEVEL1	42305	read/write	Trigger level 1 channel 5: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH6_LEVEL1	42306	read/write	Trigger level 1 channel 6: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH7_LEVEL1	42307	read/write	Trigger level 1 channel 7: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767

16bit trigger level representation depending on selected input range

		Input ranges									
Triggerlevel	±200 mV	±500 mV	±1 V	±2 V	±5 V	±10 V					
32767	+199.994 mV	+499.985 mV	+999.969 mV	+1999.939 mV	+4999.847 mV	+9999.695 mV					
32766	+199.988 mV	+499.969 mV	+999.939 mV	+1999.878 mV	+4998.695 mV	+9999.390 mV					
16384	+100.000 mV	+250.000 mV	+500.000 mV	+1000.000 mV	+2500.000 mV	+5000.000 mV					
2	+0.012 mV	+0.031 mV	+0.061 mV	+0.122 mV	+0.305 mV	+0.610 mV					
1	+0.006 mV	+0.015 mV	+0.031 mV	+0.061 mV	+0.153 mV	+0.305 mV					
0	0 V	0 V	0 V	0 V	0 V	0 V					
-1	-0.006 mV	-0.015 mV	-0.031 mV	-0.061 mV	-0.153 mV	-0.305 mV					
-2	-0.012 mV	-0.031 mV	-0.061 mV	-0.122 mV	-0.305 mV	-0.610 mV					
-16384	-100.000 mV	-250.000 mV	-500.000 mV	-1000.000 mV	-2500.000 mV	-5000.000 V					
-32766	-199.988 mV	-499.969 mV	-999.939 mV	-1999.878 mV	-4998.695 mV	-9999.390 mV					
-32767	-199.994 mV	-499.985 mV	-999.969 mV	-1999.939 mV	-4999.847 mV	-9999.695 mV					
Step size	6.10 μV	15.26 μV	30.52 μV	61.04 μV	152.59 μV	305.18 μV					

The following example shows, how to set up a one channel board to trigger on channel 0 with rising edge. It is assumed, that the input range of channel 0 is set to the the ± 200 mV range. The decimal value for SPC_TRIG_CH0_LEVEL0 corresponds then with 5.004 mV, which is the resulting trigger level.

<pre>spcm_dwSetParam_i32</pre>	(hDrv,	SPC_TRIG_ORMASK, SPC_	TMASK_NONE);	//	disable default software trigger
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH0_MODE,	SPC_TM_POS);	11	Setting up channel trig (rising edge)
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH0_LEVEL0,	819);	11	Sets 16bit triggerlevel to 5.004 mV
<pre>spcm_dwSetParam_i32</pre>	(hDrv,	SPC_TRIG_CH_ORMASK0,	<pre>SPC_TMASK0_CH0);</pre>	//	and enable it within the OR mask

Reading out the number of possible trigger levels

The Spectrum driver also contains a register that holds the value of the maximum possible different trigger levels considering the above mentioned exclusion of the most negative possible value. This is useful, as new drivers can also be used with older hardware versions, because you can check the trigger resolution during run time. The register is shown in the following table:

Table 111: Spectrum API: trigger level count register

Register	Value	Direction	Description
SPC_READTRGLVLCOUNT	2500	r	Contains the number of different possible trigger levels meaning ± of the value.

In case of a board that uses 8 bits for trigger detection the returned value would be 127, as either the zero and 127 positive and negative values are possible. The resulting trigger step width in mV can easily be calculated from the returned value. It is assumed that you know the actually selected input range.

To give you an example on how to use this formula we assume, that the ± 1.0 V input range is selected and the board uses 8 bits for trigger detection. The result would be 7.81 mV, which is the step width for your type of board within the actually chosen input range.

Trigger step width = $\frac{\text{Input Range}_{max}}{\text{Number of trigger levels + 1}}$

Trigger step width = $\frac{+1000 \text{ mV}}{127 + 1}$

Detailed description of the channel trigger modes

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.


Table 112: Spectrum API: channel trigger OR mask register

Register		Value	Direction	Description
SPC_TRIG_CH	_ORMASK0	40460	read/write	Defines the OR mask for the channel trigger sources.
SPC	_TMASK0_CH0	1h	Enables channe	el0 input for the channel OR mask

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS	1h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG	2h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger on positive and negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal (either rising or falling edge) the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_BOTH	4h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel re-arm trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the triggerevent will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channel's input range	board dependant

Channel re-arm trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the triggerevent will be detected and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.


The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the re-arm level relatively to the channels's input range	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel pulsewidth trigger for long positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the triggerevent will be detected.




The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_PW_GREATER	0400001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the triggerevent will be detected.

The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_GREATER	0400002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Channel pulsewidth trigger for short positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.

If the signal does cross the trigger level again within the the programmed pulsewidth time, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_PW_SMALLER	02000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Channel pulsewidth trigger for short negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.


If the signal does cross the trigger level again within the the programmed pulsewidth time, a triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_SMALLER	02000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Channel window trigger for entering signals


The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal enters the window from the outside, a triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER	0000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Channel window trigger for long inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is started. If the signal leaves the window before the pulsewidth counter has stopped, no trigger will be detected.

If the pulsewidth counter stops and the signal is still inside the window, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER SPC_TM_PW_GREATER	04000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Channel window trigger for long outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is started. If the signal enters the window before the pulsewidth counter has stopped, no trigger will be detected.

If the pulsewidth counter stops and the signal is still outside the window, the triggerevent will be detected.




De selete se	Malara	Dimention		Value
Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE SPC_TM_PW_GREATER	04000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Channel window trigger for short inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is started. If the pulsewidth counter stops and the signal is still inside the window, no trigger will be detected.

If the signal leaves the window before the pulsewidth counter has stopped, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER SPC_TM_PW_SMALLER	02000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]

Channel window trigger for short outer signals

The analog input is continuously sampled with the selected sampling rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is started. If the pulsewidth counter stops and the signal is still outside the window, no trigger will be detected.

If the signal enters the window before the pulsewidth counter has stopped, the trigger event will be detected.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE SPC_TM_PW_SMALLER	02000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G -1] are allowed.	2 to [4G -1]


Channel hysteresis trigger on positive edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed hysteresis level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_HYSTERESIS	2000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant


Channel hysteresis trigger on negative edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed hysteresis level from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_HYSTERESIS	2000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Channel re-arm hysteresis trigger on positive edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed re-arm/hysteresis level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed. If the programmed re-arm/hysteresis level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.




A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM SPC_TM_HYSTERESIS	21000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input range	board dependant

Channel re-arm hysteresis trigger on negative edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed re-arm/hysteresis level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed. If the programmed re-arm/hysteresis level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM SPC_TM_HYSTERESIS	21000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the trigger level relatively to the channel's input range	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input range	board dependant

High level hysteresis trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH SPC_TM_HYSTERESIS	2000008h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant


Low level hysteresis trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW SPC_TM_HYSTERESIS	20000010h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Channel spike trigger (slope trigger)

The analog input is continuously sampled with the selected sampling rate. If the difference between two samples is higher than the programmed value (in either positive or negative direction) the triggerevent will be detected.

This slope triggered channel trigger mode is ideally suited for monitoring of power supply lines and triggering on noise or spikes.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_SPIKE	200h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set the difference between two samples relatively to the channel's input range for positive slopes.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set the difference between two samples relatively to the channel's input range for negative slopes.	board dependant

Multi Purpose I/O Lines

<u>On-board I/O lines (X0, X1, X2, X3)</u>

The cards of the M2p series and the related digitizerNETBOX, generatorNETBOX and hybridNETBOX products have four multi purpose lines. Three of these are multi purpose I/O lines (X1, X2, X3) as well as one multi purpose output (X0). These lines can be used for a wide variety of functions to help the interconnection with external equipment. The functionality of these multi purpose lines can be software programmed and each of these lines can either be used for input (X1, X2, X3 only) or output.

The multi purpose I/O lines may be used as status outputs such as trigger output or internal arm/run as well as for asynchronous I/O to control external equipment as well as additional digital input or output lines that are sampled or replayed synchronously with the analog data. The three input lines can also be used as additional logic trigger inputs, as described in the external trigger chapter.




Image 64: overview block diagram of multi-purpose I/O lines

The multi purpose I/O lines are available on the front plate and labeled with X0 (line 0), X1 (line 1), X2 (line 2) and X3 (line 3). As default these lines are switched off.

As default (power-on and after reset command) the I/O capable lines are switched off and hence are not actively driven. Hence the on-board 10k Ohm pull-up resistors are pulling these lines to logic HIGH. If a logic LOW is required, external lower-value (1k Ohm) pull-down resistors might be used.



Please be careful when programming these lines as an output whilst maybe still being connected with an external signal source, as that may damage components either on the external equipment or on the card itself.

Programming the behavior

Each multi purpose I/O line can be individually programmed. Please check the available modes by reading the SPCM_X0_AVAILMODES, SPCM_X1_AVAILMODES, SPCM_X2_AVAILMODES and SPCM_X3_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

Regis	ter	Value	Direction	Description		
SPCM	_X0_AVAILMODES	600300	read	Bitmask with all bits of the below mentioned modes showing the available modes for (XO)		
SPCM	_X1_AVAILMODES	600301	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X1)		
SPCM	_X2_AVAILMODES	600302	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X2)		
SPCM	_X3_AVAILMODES	600303	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X3)		
SPCM	_X0_MODE	600200	read/write	Defines the mode for (X0). Only one mode selection is possible to be set at a time		
SPCM	SPCM_X1_MODE 600201		read/write	Defines the mode for (X1). Only one mode selection is possible to be set at a time		
SPCM	SPCM_X2_MODE 600202		read/write	Defines the mode for (X2). Only one mode selection is possible to be set at a time		
SPCM	_X3_MODE	600203	read/write	Defines the mode for (X3). Only one mode selection is possible to be set at a time		
	SPCM_XMODE_DISABLE	0000000h	No mode sele	cted. Output is tristate (default setup)		
	SPCM_XMODE_ASYNCIN	0000001h	Connector is programmed for asynchronous input. Use SPCM_XX_ASYNCIO to read data asynchronous as show the passage below.			
	SPCM_XMODE_ASYNCOUT	0000002h	in the passage below.			
	SPCM_XMODE_DIGIN	00000004h				
	SPCM_XMODE_DIGOUT	00000008h		ly: orogrammed for synchronous digital output. Digital channels can be "included" within the analog sam- nonously replayed along. Requires additional MODE bits to be set along with this flag, as explained		
	SPCM_XMODE_TRIGIN	00000010h		programmed as additional TTL trigger input. X1/X2/X3 are available as Ext1/Ext2/Ext3 trigger input. to also set the corresponding trigger OR/AND masks to use this trigger input for trigger detection.		
	SPCM_XMODE_TRIGOUT	00000020h	A Connector is programmed as trigger output and shows the trigger detection. The trigger output goes HIGH as soon as the trigger is recognized. After end of acquisition it is LOW again. In Multiple Recording/Gated Sampling/ABA mode it goes LOW after the acquisition of the current segment stops. In FIFO single mode the trigger output is HIGH until FIFO mode is stopped.			
	SPCM_XMODE_RUNSTATE	00000100h	Oh Connector shows the current run state of the card. If acquisition/output is running the signal is HIGH. If card has stopped the signal is LOW.			
	SPCM_XMODE_ARMSTATE	00000200h	Connector sho HIGH. If the co the signal is LC	ws the current ARM state of the card. If the card is armed and ready to receive a trigger the signal is ard isn't running or the card is still acquiring pretrigger data or the trigger has already been detected, DW.		

Table 113: Spectrum API: XIO lines and mode software registers with their available settings

SPCM_XMODE_CONTOUTMARK	00002000h	D/A cards only: Outputs a HIGH pulse as continuous marker signal for continuous replay mode. The marker signal length is ½ of the programmed memory size.
SPCM_XMODE_SYSCLKOUT	00004000h	Output of internal FPGA system clock. The system clock is always an even division of the current sampling clock.
SPCM_XMODE_CLKOUT	00008000h	A/D and D/A cards only: Connector reflects the internally generated sampling clock. In case that oversampling is active, the clock present here is by SPC_OVERSAMPLINGFACTOR higher than the programmed sample rate. See "Oversampling" passage in clock chapter for further details.
SPCM_XMODE_SYNCARMSTATE	00010000h	Connector shows the current ARM state of all cards currently connected Star-Hub and enabled for synchronization. If all cards are armed and ready to receive a trigger the signal is HIGH. If all cards are ready or one running card is still acquiring pretrigger data or the trigger has been detected the signal is LOW. A card that has reached the end of it's acquisition will remove itself from the equation and not contribute to this signal until all cards are finished.
SPCM_XMODE_PULSEGEN	00080000h	A/D and D/A cards only (optional): Connector reflects the output of the same index pulse generator (X1 output from pulse generator 1, X2 from pulse gen- erator 2 etc.). For details on the pulse generator option please consult the "Pulse Generator (Option)" chapter.



Please note that a change to the SPCM_X0_MODE, SPCM_X1_MODE, SPCM_X2_MODE or SPCM_X3_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Asynchronous I/O

To use asynchronous I/O on the multi purpose I/O lines it is first necessary to switch these lines to the desired asynchronous mode by programming the above explained mode registers. As a special feature asynchronous input can also be read if the mode is set to trigger input or digital input.

Register	Value	Direction	Description
SPCM_XX_ASYNCIO	47220	read/write	Connector X1 is linked to bit 1 of the register, connector X2 is linked to bit 2 while connector X3 is linked to bit 3 of this register. Data is written/read immediately without any relation to the currently used sampling rate or mode. If a line is programmed to output, reading this line asynchronously will return the current output level. Connector X0 is not available as an input, hence bit 0 of the register is only used as an output.

Example of asynchronous write and read. We write a high pulse on output X2 and wait for a high level answer on input X1:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, SPCM_XMODE_CLKOUT); // X0 set to clock output
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_ASYNCIN); // X1 set to asynchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_ASYNCOUT); // X2 set to asynchronous output
spcm_dwSetParam_i32 (hDrv, SPCM_X3_MODE, SPCM_XMODE_TRIGOUT); // X3 set to trigger output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0); // programming a high pulse on output X2
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 4);
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0);
do {
    spcm_dwGetParam_i32 (hDrv, SPCM_XX_ASYNCIO, &lAsyncIn); // read input in a loop
} while ((lAsyncIn & 2) == 0); // until X1 is going to high level
```

Special behavior of trigger output

As the driver of the M2p series is the same as the driver for the M2i series and some old software may rely on register structure of the M2i card series, there is a special compatible trigger output register that will work according to the M2i series style. It is not recommended to use this register unless you're converting M2i software to the M2p card series:

Image 65: Spectrum API: compatibility trigger output register and settings behaviour

Register	Value	Direction	Description
SPC_TRIG_OUTPUT	40100	read/write	M2i style trigger output programming. Write a "1" to enable: - X3 trigger output (SPCM_X3_MODE = SPCM_XMODE_TRIGOUT) - X2 arm state (SPCM_X2_MODE = SPCM_XMODE_ARMSTATE) - X1 run state (SPCM_X1_MODE = SPCM_XMODE_RUNSTATE) Write a "0" to disable all three outputs: - SPCM_X1_MODE = SPCM_X2_MODE = SPCM_X3_MODE = SPCM_XMODE_DISABLE



The SPC_TRIG_OUTPUT register overrides the multi purpose I/O settings done by SPCM_X1_MODE, SPCM_X-2_MODE and SPCM_X3_MODE and vice versa. Do not use both methods together from within one program.

Synchronous digital inputs

The cards of the M2p series allow a very detailed setup on how to optionally record synchronous digital channels along with analog acquisition. The SPC_DIGMODEx register allows the setup separately for every analog channel. The table below shows the related registers and the values that correspond with the different possibilities. The mask and mode and mode values have to properly be combined. This is shown in the example below the tables:

Register	Value	Direction	Description
SPC_DIGMODE0	47250	read/write Set the digital input sources for channel 0.	
SPC_DIGMODE1	47251	read/write	Set the digital input sources for channel 1.
SPC_DIGMODE2	47252	read/write	Set the digital input sources for channel 2.
SPC_DIGMODE3	47253	read/write	Set the digital input sources for channel 3.
SPC_DIGMODE4 47254 read/write		read/write	Set the digital input sources for channel 4.
SPC_DIGMODE5	47255	read/write	Set the digital input sources for channel 5.
SPC_DIGMODE6	GMODE6 47256 read/write		Set the digital input sources for channel 6.
SPC_DIGMODE7 47257		read/write	Set the digital input sources for channel 7.
SPCM_DIGMODE_OFF	0000000h	00h Disable acquisition of digital data for the masked analog bit (see masks below).	

Table 115: Spectrum API: digital input options registers

II		
SPCM_DIGMODE_X1	294A5000h	Enable acquisition of multi-purpose input X1 for the masked analog bit (see masks below).
SPCM_DIGMODE_X2	318C6000h	Enable acquisition of multi-purpose input X2 for the masked analog bit (see masks below).
SPCM_DIGMODE_X3	39CE7000h	Enable acquisition of multi-purpose input X3 for the masked analog bit (see masks below).
DIGMODEMASK_BIT15	F8000000h	Enable acquisition of a digital source (sources see above) into bit15 of the analog sample.
DIGMODEMASK_BIT14	07C00000h	Enable acquisition of a digital source (sources see above) into bit 14 of the analog sample.
DIGMODEMASK_BIT13	003E0000h	Enable acquisition of a digital source (sources see above) into bit 13 of the analog sample.

Each mask constant has to be bitwise AND combined with a source/mode constant, to define which digital source will be inserted at which position of the analog sample. The SPC_DIGMODEx register defines then, what analog channel this is applied to.

The driver will automatically scale the analog samples prior to inserting the digital channels to keep the channel at the maximum possible resolution.

Sample Format

Any channels that will not store any digital inputs within their samples still provide the full 16 bit resolution. :

Standard Mode 1 digital input enabled Data bit 16 bit 15 bit ADC resolution ADC resolution ADC resolution		1 digital input enabled	2 digital inputs enabled	3 digital inputs enabled
		14 bit ADC resolution	13 bit ADC resolution	
D15	ADx Bit 15 (MSB)	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*
D14	ADx Bit 14	ADx Bit 15 (MSB)	Digital bit 1 (any X input)*	Digital bit 1 (any X input)*
D13	ADx Bit 13	ADx Bit 14	ADx Bit 15 (MSB)	Digital bit 2 (any X input)*
D12	ADx Bit 12	ADx Bit 13	ADx Bit 14	ADx Bit 15 (MSB)
D11	ADx Bit 11	ADx Bit 12	ADx Bit 13	ADx Bit 14
D10	ADx Bit 10	ADx Bit 11	ADx Bit 12	ADx Bit 13
D9	ADx Bit 9	ADx Bit 10	ADx Bit 11	ADx Bit 12
D8	ADx Bit 8	ADx Bit 9	ADx Bit 10	ADx Bit 11
D7	ADx Bit 7	ADx Bit 8	ADx Bit 9	ADx Bit 10
D6	ADx Bit 6	ADx Bit 7	ADx Bit 8	ADx Bit 9
D5	ADx Bit 5	ADx Bit 6	ADx Bit 7	ADx Bit 8
D4	ADx Bit 4	ADx Bit 5	ADx Bit 6	ADx Bit 7
D3	ADx Bit 3	ADx Bit 4	ADx Bit 5	ADx Bit 6
D2	ADx Bit 2	ADx Bit 3	ADx Bit 4	ADx Bit 5
D1	ADx Bit 1	ADx Bit 2	ADx Bit 3	ADx Bit 4
D0	ADx Bit 0 (LSB)	ADx Bit 1 (LSB)	ADx Bit 2 (LSB)	ADx Bit 3 (LSB)

Table 116: Spectrum API: data organization for different digital input option configurations

* Any X-input can be used as a source for that digital channel, except XO, which is output only.



Please note that automatic sign extension of analog data is ineffective as soon as one digital input line is activated and the software must properly mask out all the digital bits from the samples.

N.

The digital source has to be properly set to input direction to be a valid digital source. Also the analog channel into that the digital signals shall be routed to must be activated properly for acquisition as described in the *"*Channel Selection" passage.

The following example shows how to enable a different number of digital channels (one and two respectively) on two different analog channels:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_DIGIN); // X1 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_DIGIN); // X2 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X3_MODE, SPCM_XMODE_DIGIN); // X3 set to synchronous input
// Enable acquisition of X1 input into bit15 of analog channel 0.
// Resulting Ch0 A/D samples will be 15bit.
uint32 dwValue = (DIGMODEMASK_BIT15 & SPCM_DIGMODE_X1);
spcm_dwSetParam_i32 (hDrv, SPC_DIGMODE0, dwValue);
// Enable acquisition of X2 input into bit15 and X3 input into bit14 of analog channel 1.
// Resulting Ch1 A/D samples will be 14bit.
dwValue = (DIGMODEMASK_BIT15 & SPCM_DIGMODE_X2) | (DIGMODEMASK_BIT14 & SPCM_DIGMODE_X3);
spcm_dwSetParam_i32 (hDrv, SPC_DIGMODE1, dwValue);
```

The following example shows how to enable all three digital channels provided via the multi-purpose lines X1, X2 and X3 to one channel and hence reduce the resolution of this channel to 13 bit:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_DIGIN); // X1 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_DIGIN); // X2 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X3_MODE, SPCM_XMODE_DIGIN); // X3 set to synchronous input
// define and clear a temporary variable
uint32 dwValue = 0;
// add three sources (X1, X2 and X3) at three different positions (bit15, bit14 and bit13)
dwValue |= (DIGMODEMASK_BIT15 & SPCM_DIGMODE_X3);
dwValue |= (DIGMODEMASK_BIT14 & SPCM_DIGMODE_X2);
dwValue |= (DIGMODEMASK_BIT13 & SPCM_DIGMODE_X1);
// and write value to channel 0 digmode register. Resulting Ch0 A/D samples will be 13bit.
spcm_dwSetParam_i32 (hDrv, SPC_DIGMODE0, dwValue);
```

Additional I/O lines with Option -DigSMB and -DigFX2

The options M2p.xxxx-DigSMB and M2p.xxxx-DigFX2 extend the multi purpose I/O lines of each M2p card by adding sixteen more I/O lines as an option, either on a multi-pin FX2 connector or via coaxial SMB connectors. These additional lines X4, X5 ... X19 share the same capabilities as their base card I/O counter parts (X1 .. X3), except the trigger input functionality.



Please be careful when programming these lines as an output whilst maybe still being connected with an external signal source, as that may damage components either on the external equipment or on the card itself.

Programming the behavior

Each multi purpose I/O line can be individually programmed. Please check the available modes by reading the SPCM_X4_AVAILMODE up to SPCM_X19_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

Regis	ter	Value	Direction Description		
SPCM	_X4_AVAILMODES	600304	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X4)	
SPCM_X5_AVAILMODES 600305		read	Bitmask with all bits of the below mentioned modes showing the available modes for (X5)		
			read		
SPCM	_X18_AVAILMODES	600318	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X18)	
SPCM	_X19_AVAILMODES	600319	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X19)	
SPCM	_X4_MODE	600204	read/write	Defines the mode for (X4). Only one mode selection is possible to be set at a time	
SPCM_X5_MODE 600205		read/write	Defines the mode for (X5). Only one mode selection is possible to be set at a time		
		read/write			
SPCM	_X18_MODE	600218	read/write	Defines the mode for (X18). Only one mode selection is possible to be set at a time	
SPCM	_X19_MODE	600219	read/write	Defines the mode for (X19). Only one mode selection is possible to be set at a time	
	SPCM_XMODE_DISABLE	0000000h	No mode sele	cted. Output is tristate (default setup)	
	SPCM_XMODE_ASYNCIN	0000001h	 Connector is programmed for asynchronous input. Use SPCM_XX_ASYNCIO to read data asynchronous of the passage below. 		
	SPCM_XMODE_ASYNCOUT	0000002h	th Connector is programmed for asynchronous output. Use SPCM_XX_ASYNCIO to write data asynchronous as show in the passage below.		

Table 117: Spectrum API: mode registers for XIO lines on additional digital I/O module and their settings

SPCM_XMODE_DIGIN	00000004h	<u>A/D cards only:</u> Connector is programmed for synchronous digital input. For each analog channel, one digital channel X1/X2/X3 is integrated into the ADC data stream. Depending on the ADC resolution of your card the resulting merged samples can have different formats. Please check the "Sample format" chapter and the following passage on "Synchronous digital inputs" for more details. Please note that automatic sign extension of analog data is ineffective as soon as one digital input line is activated and the software must properly mask out the digital bits.			
SPCM_XMODE_DIGOUT	0000008h	<u>D/A cards only:</u> Connector is programmed for synchronous digital output. Digital channels can be "included" within the analog sam- ples and synchronously replayed along. Requires additional MODE bits to be set along with this flag, as explained later on.			
SPCM_XMODE_TRIGOUT	00000020h	Connector is programmed as trigger output and shows the trigger detection. The trigger output goes HIGH as soon as the trigger is recognized. After end of acquisition it is LOW again. In Multiple Recording/Gated Sampling/ABA mode it goes LOW after the acquisition of the current segment stops. In FIFO single mode the trigger output is HIGH until FIFO mode is stopped.			
SPCM_XMODE_RUNSTATE	00000100h	Connector shows the current run state of the card. If acquisition/output is running the signal is HIGH. If card has stopped the signal is LOW.			
SPCM_XMODE_ARMSTATE	00000200h	Connector shows the current ARM state of the card. If the card is armed and ready to receive a trigger the sign HIGH. If the card isn't running or the card is still acquiring pretrigger data or the trigger has already been dete the signal is LOW.			
SPCM_XMODE_CONTOUTMARK	00002000h	D/A cards only: Outputs a HIGH pulse as continuous marker signal for continuous replay mode. The marker signal length is ½ of the programmed memory size.			
SPCM_XMODE_SYSCLKOUT	00004000h	Output of internal FPGA system clock. The system clock is always an even division of the current sampling clock.			
SPCM_XMODE_SYNCARMSTATE	00010000h	Oh Connector shows the current ARM state of all cards currently connected Star-Hub and enabled for synchronization. I all cards are armed and ready to receive a trigger the signal is HIGH. If all cards are ready or one running card is still acquiring pretrigger data or the trigger has been detected the signal is LOW. A card that has reached the end o it's acquisition will remove itself from the equation and not contribute to this signal until all cards are finished.			



Please note that a change to the SPCM_X4MODE up to SPCM_X19_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Asynchronous I/O

To use asynchronous I/O on the multi purpose I/O lines it is first necessary to switch these lines to the desired asynchronous mode by programming the above explained mode registers. As a special feature asynchronous input can also be read if the mode is set to trigger input or digital input.

Register	Value	Direction	Description
SPCM_XX_ASYNCIO	47220	read/write	Connector X4 is linked to bit 4 of the register, connector X5 is linked to bit 5 and so on until X19 on bit 19. Data is written/read immediately without any relation to the currently used sampling rate or mode. If a line is programmed to output, reading this line asynchronously will return the current out- put level.

Example of asynchronous write and read. We write a high pulse on output X4 and wait for a high level answer on input X19:

<pre>spcm_dwSetParam_i32 (hDrv, SPCM_X19_MODE, SPCM_XMODE_ASYNCIN); spcm_dwSetParam_i32 (hDrv, SPCM_X4_MODE, SPCM_XMODE_ASYNCOUT);</pre>	
<pre>spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0x00); spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0x10); spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0x00);</pre>	// programming a high pulse on output X4
<pre>do { spcm_dwGetParam_i32 (hDrv, SPCM_XX_ASYNCIO, &lAsyncIn); } while ((lAsyncIn & 0x80000) == 0);</pre>	// read input in a loop // until X19 is going to high level

Synchronous digital inputs

The cards of the M2p series allow a very detailed setup on how to optionally record synchronous digital channels along with analog acquisition. The SPC_DIGMODEx register allows the setup separately for every analog channel. The table below shows the related registers and the values that correspond with the different possibilities. The mask and mode and mode values have to properly be combined. This is shown in the example below the tables:

Regist	ter	Value	Direction Description	
SPC_DIGMODE0 47250		read/write	Set the digital input sources for channel 0.	
SPC_DIGMODE1 47251		read/write	Set the digital input sources for channel 1.	
SPC_D	IGMODE2	47252	read/write	Set the digital input sources for channel 2.
SPC_D	IGMODE3	47253	read/write	Set the digital input sources for channel 3.
SPC_DIGMODE4 47254 read/write Set the digital input sources for cha		Set the digital input sources for channel 4.		
SPC_D	SPC_DIGMODE5 47255 read/w		read/write	Set the digital input sources for channel 5.
SPC_D	IGMODE6	47256	read/write	Set the digital input sources for channel 6.
SPC_DIGMODE7 47257		read/write	Set the digital input sources for channel 7.	
SPCM_DIGMODE_OFF 0000000h		Disable acquisition of digital data for the masked analog bit (see masks below).		
SPCM_DIGMODE_CHREPLACE FFBBCFFFh Convenient AND/OR combination of all the below SPCM_DIGMODEx and DIGMODEMASK replace all the Bits of an analog channel with the sixteen bits (X19X4) provided by the -DigD		ND/OR combination of all the below SPCM_DIGMODEx and DIGMODEMASK_BITx bits to completely Bits of an analog channel with the sixteen bits (X19X4) provided by the DigDMB or DigFX2 option.		

Table 118: Spectrum API: registers for synchronous digital inputs

SPCM_DIGMODE_X4	84210001h	Enable acquisition of multi-purpose input X4 for the masked analog bit (see masks below).
SPCM_DIGMODE_X5	8C631002h	Enable acquisition of multi-purpose input X5 for the masked analog bit (see masks below).
SPCM_DIGMODE_X6	94A52004h	Enable acquisition of multi-purpose input X6 for the masked analog bit (see masks below).
SPCM_DIGMODE_X7	9CE73008h	Enable acquisition of multi-purpose input X7 for the masked analog bit (see masks below).
SPCM_DIGMODE_X8	A5294010h	Enable acquisition of multi-purpose input X8 for the masked analog bit (see masks below).
SPCM_DIGMODE_X9	AD6B5020h	Enable acquisition of multi-purpose input X9 for the masked analog bit (see masks below).
SPCM_DIGMODE_X10	B5AD6040h	Enable acquisition of multi-purpose input X10 for the masked analog bit (see masks below).
SPCM_DIGMODE_X11	BDEF7080h	Enable acquisition of multi-purpose input X11 for the masked analog bit (see masks below).
SPCM_DIGMODE_X12	C6318100h	Enable acquisition of multi-purpose input X12 for the masked analog bit (see masks below).
SPCM_DIGMODE_X13	CE739200h	Enable acquisition of multi-purpose input X13 for the masked analog bit (see masks below).
SPCM_DIGMODE_X14	D6B5A400h	Enable acquisition of multi-purpose input X14 for the masked analog bit (see masks below).
SPCM_DIGMODE_X15	DEF7B800h	Enable acquisition of multi-purpose input X15 for the masked analog bit (see masks below).
SPCM_DIGMODE_X16	E739C000h	Enable acquisition of multi-purpose input X16 for the masked analog bit (see masks below).
SPCM_DIGMODE_X17	EF7BD000h	Enable acquisition of multi-purpose input X17 for the masked analog bit (see masks below).
SPCM_DIGMODE_X18	F7BDE000h	Enable acquisition of multi-purpose input X18 for the masked analog bit (see masks below).
SPCM_DIGMODE_X19	FFFFF000h	Enable acquisition of multi-purpose input X19 for the masked analog bit (see masks below).
DIGMODEMASK_BIT15	F8000000h	Enable acquisition of a digital source (sources see above) into bit 15 of the analog sample. Any X-Input allowed.
DIGMODEMASK_BIT14	07C00000h	Enable acquisition of a digital source (sources see above) into bit14 of the analog sample. Any X-Input allowed.
DIGMODEMASK_BIT13	003E0000h	Enable acquisition of a digital source (sources see above) into bit 13 of the analog sample. Any X-Input allowed.
DIGMODEMASK_BIT12	0001F000h	Enable acquisition of a digital source (sources see above) into bit12 of the analog sample. Any X-Input allowed.
DIGMODEMASK_BIT11	00000800h	Enable acquisition of X15 into bit11 of the analog sample.
DIGMODEMASK_BIT10	00000400h	Enable acquisition of X14 into bit10 of the analog sample.
DIGMODEMASK_BIT9	00000200h	Enable acquisition of X13 into bit9 of the analog sample.
DIGMODEMASK_BIT8	00000100h	Enable acquisition of X12 into bit8 of the analog sample.
DIGMODEMASK_BIT7	0000080h	Enable acquisition of X11 into bit7 of the analog sample.
DIGMODEMASK_BIT6	00000040h	Enable acquisition of X10 into bit6 of the analog sample.
DIGMODEMASK_BIT5	00000020h	Enable acquisition of X9 into bit5 of the analog sample.
DIGMODEMASK_BIT4	00000010h	Enable acquisition of X8 into bit4 of the analog sample.
DIGMODEMASK_BIT3	0000008h	Enable acquisition of X7 into bit3 of the analog sample.
DIGMODEMASK_BIT2	00000004h	Enable acquisition of X6 into bit2 of the analog sample.
DIGMODEMASK_BIT1	0000002h	Enable acquisition of X5 into bit1 of the analog sample.
DIGMODEMASK_BIT0	0000001h	Enable acquisition of X4 into bit0 of the analog sample.

Each mask constant has to be bitwise AND combined with a source/mode constant, to define which digital source will be inserted at which position of the analog sample. The SPC_DIGMODEx register defines then, what analog channel this is applied to.

The driver will automatically scale the analog samples prior to inserting the digital channels to keep the channel at the maximum possible resolution.

For convenience the one pre-defined AND/OR combination to completely replace all the Bits of an analog channel with the sixteen bits (X19...X4) is provided by the means of SPCM_DIGMODE_CHREPLACE. The value of this constant is derived from the following AND/OR combination:

// #define SPCM DIGMODE CHREPLACE 0xFFBBCFFF
//> this is functional equivalent to
<pre>// #define SPCM_DIGMODE_CHREPLACE ((DIGMODEMASK_BIT15 & SPCM_DIGMODE_X19)\</pre>
// (DIGMODEMASK_BIT14 & SPCM_DIGMODE_X18)\
// (DIGMODEMASK_BIT13 & SPCM_DIGMODE_X17) \
// (DIGMODEMASK_BIT12 & SPCM_DIGMODE_X16)\
// (DIGMODEMASK_BIT11 & SPCM_DIGMODE_X15) \
// (DIGMODEMASK_BIT10 & SPCM_DIGMODE_X14) \
// (DIGMODEMASK_BIT9 & SPCM_DIGMODE_X13) \
// (DIGMODEMASK_BIT8 & SPCM_DIGMODE_X12) \
// (DIGMODEMASK_BIT7 & SPCM_DIGMODE_X11) \
// (DIGMODEMASK_BIT6 & SPCM_DIGMODE_X10)\
// (DIGMODEMASK_BIT5 & SPCM_DIGMODE_X9)\
// (DIGMODEMASK_BIT4 & SPCM_DIGMODE_X8)\
// (DIGMODEMASK_BIT3 & SPCM_DIGMODE_X7) \
// (DIGMODEMASK BIT2 & SPCM DIGMODE X6)\
// (DIGMODEMASK_BIT1 & SPCM_DIGMODE_X5)\
// (DIGMODEMASK_BIT0 & SPCM_DIGMODE_X4))

Sample Format (with up to 3 digital channels)

Any channels that will not store any digital inputs within their samples still provide the full 16 bit resolution. :

	Standard Mode	1 digital input enabled	2 digital inputs enabled	3 digital inputs enabled
Data bit	16 bit ADC resolution	15 bit ADC resolution	14 bit ADC resolution	13 bit ADC resolution
D15	ADx Bit 15 (MSB)	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*
D14	ADx Bit 14	ADx Bit 15 (MSB)	Digital bit 1 (any X input)*	Digital bit 1 (any X input)*
D13	ADx Bit 13	ADx Bit 14	ADx Bit 15 (MSB)	Digital bit 2 (any X input)*
D12	ADx Bit 12	ADx Bit 13	ADx Bit 14	ADx Bit 15 (MSB)
D11	ADx Bit 11	ADx Bit 12	ADx Bit 13	ADx Bit 14
D10	ADx Bit 10	ADx Bit 11	ADx Bit 12	ADx Bit 13
D9	ADx Bit 9	ADx Bit 10	ADx Bit 11	ADx Bit 12
D8	ADx Bit 8	ADx Bit 9	ADx Bit 10	ADx Bit 11
D7	ADx Bit 7	ADx Bit 8	ADx Bit 9	ADx Bit 10
D6	ADx Bit 6	ADx Bit 7	ADx Bit 8	ADx Bit 9
D5	ADx Bit 5	ADx Bit 6	ADx Bit 7	ADx Bit 8
D4	ADx Bit 4	ADx Bit 5	ADx Bit 6	ADx Bit 7
D3	ADx Bit 3	ADx Bit 4	ADx Bit 5	ADx Bit 6
D2	ADx Bit 2	ADx Bit 3	ADx Bit 4	ADx Bit 5
D1	ADx Bit 1	ADx Bit 2	ADx Bit 3	ADx Bit 4
DO	ADx Bit 0 (LSB)	ADx Bit 1 (LSB)	ADx Bit 2 (LSB)	ADx Bit 3 (LSB)

Table 119: Spectrum API: data organization for different digital input option configurations

* Any X-input can be used as a source for that digital channel, except X0, which is output only.

Sample format (with more than 3 digital channels)

In combination with the additional digital I/O lines offered by the -DigSMB or -DigFX2 any additional reduction of the ADC resolution is possible, including the complete replacement of the analog data:

Table 120: Sample forma	t of analoa samples in com	bination with digital input channels

	Standard Mode	4 digital inputs enabled	5 digital inputs enabled		8 digital inputs enabled	16 digital inputs ena- bled
Data bit	16 bit ADC resolution	12 bit ADC resolution	11 bit ADC resolution		8 bit ADC resolution	 ADC sample completely replaced
D15	ADx Bit 15 (MSB)	Digital bit 0 (any X input)*	Digital bit 0 (any X input)*		Digital bit 0 (any X input)*	 Digital bit 0 (any X input)*
D14	ADx Bit 14	Digital bit 1 (any X input)*	Digital bit 1 (any X input)*		Digital bit 1 (any X input)*	 Digital bit 1 (any X input)*
D13	ADx Bit 13	Digital bit 2 (any X input)*	Digital bit 2 (any X input)*		Digital bit 2 (any X input)*	 Digital bit 2 (any X input)*
D12	ADx Bit 12	Digital bit 3 (any X input)*	Digital bit 3 (any X input)*		Digital bit 3 (any X input)*	 Digital bit 3 (any X input)*
D11	ADx Bit 11	ADx Bit 15 (MSB)	Digital bit 4 (X15)		Digital bit 4 (X15)	 Digital bit 4 (X15)
D10	ADx Bit 10	ADx Bit 14	ADx Bit 15 (MSB)		Digital bit 5 (X14)	 Digital bit 5 (X14)
D9	ADx Bit 9	ADx Bit 13	ADx Bit 14		Digital bit 6 (X13)	 Digital bit 6 (X13)
D8	ADx Bit 8	ADx Bit 12	ADx Bit 13		Digital bit 7 (X12)	 Digital bit 7 (X12)
D7	ADx Bit 7	ADx Bit 11	ADx Bit 12		ADx Bit 15 (MSB)	 Digital bit 8 (X11)
D6	ADx Bit 6	ADx Bit 10	ADx Bit 11		ADx Bit 14	 Digital bit 9 (X10)
D5	ADx Bit 5	ADx Bit 9	ADx Bit 10		ADx Bit 13	 Digital bit 10 (X9)
D4	ADx Bit 4	ADx Bit 8	ADx Bit 9		ADx Bit 12	 Digital bit 11 (X8)
D3	ADx Bit 3	ADx Bit 7	ADx Bit 8		ADx Bit 11	 Digital bit 12 (X7)
D2	ADx Bit 2	ADx Bit 6	ADx Bit 7		ADx Bit 10	 Digital bit 13 (X6)
D1	ADx Bit 1	ADx Bit 5	ADx Bit 6		ADx Bit 9	 Digital bit 14 (X5)
D0	ADx Bit 0 (LSB)	ADx Bit 4 (LSB)	ADx Bit 5 (LSB)		ADx Bit 8 (LSB)	 Digital bit 15 (X4)

* Any X-input can be used as a source for that digital channel, except XO, which is output only.



Please note that automatic sign extension of analog data is ineffective as soon as one digital input line is activated and the software must properly mask out all the digital bits from the samples.

The digital source has to be properly set to input direction to be a valid digital source. Also the analog channel into that the digital signals shall be routed to must be activated properly for acquisition as described in the "Channel Selection" passage.

The following example shows how to enable all sixteen channels of the digital input option and completely replace analog channel 2:

for (int i = 0; i < 15; i++)
 spcm_dwSetParam_i32 (hDrv, (SPCM_X4_MODE + i), SPCM_XMODE_DIGIN); // X4..X19 set to synchronous input
 // Enable acquisition of X19..X4 inputs to completely replace analog samples of channel 2
 spcm_dwSetParam_i32 (hDrv, SPCM_DIGMODE2, SPCM_DIGMODE_CHREPLACE);</pre>

The following example shows how to enable four digital channels provided via the multi-purpose lines X2, X3, X8 and X13 to channel 0 only and hence reduce the resolution of this channel to 12 bit:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_DIGIN); // X2 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X3_MODE, SPCM_XMODE_DIGIN); // X3 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X8_MODE, SPCM_XMODE_DIGIN); // X8 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X13_MODE, SPCM_XMODE_DIGIN); // X13 set to synchronous input
// define and clear a temporary variable
uint32 dwValue = 0;
// add four sources (X2, X3, X8 and X13) at four different positions (bit15, bit14, bit13 and bit12)
dwValue |= (DIGMODEMASK_BIT15 & SPCM_DIGMODE_X2); // store X2 in Sample Bit15
dwValue |= (DIGMODEMASK_BIT14 & SPCM_DIGMODE_X3); // store X3 in Sample Bit14
dwValue |= (DIGMODEMASK_BIT13 & SPCM_DIGMODE_X8); // store X8 in Sample Bit13
dwValue |= (DIGMODEMASK_BIT12 & SPCM_DIGMODE_X13); // store X13 in Sample Bit12
// and write value to channel 0 digmode register. Resulting Ch0 A/D samples will be 12bit.
spcm_dwSetParam_i32 (hDrv, SPC_DIGMODE0, dwValue);
```

Mode Multiple Recording

The Multiple Recording mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware.

The on-board memory will be divided into several segments of the same size. Each segment will be filled with data when a trigger event occurs (acquisition mode).

As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.

The following table shows the register for defining the structure of the segments to be recorded with each trigger event.




Image 66: Drawing of Multiple Recording acquisition

Table 121: Spectrum API: software registers for Multiple Recording mode setup

Register	Value	Direction	Description
SPC_POSTTRIGGER	10100	read/write	Acquisition only: defines the number of samples to be recorded per channel after the trigger event.
SPC_SEGMENTSIZE	10010	read/write	Size of one Multiple Recording segment: the total number of samples to be recorded per channel after detection of one trigger event including the time recorded before the trigger (pre trigger).

Each segment in acquisition mode can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN. Please have a look at the table further below to see the maximum pretrigger length that is possible.

Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one multiple recording segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register. Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Multiple Recording. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 122: Spectrum API: card mode register and multiple recording settings

Register	r	Value	Direction	Description		
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode		
	SPC_REC_STD_MULTI	2	Enables Multiple Recording for standard acquisition.			

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Table 123: Spectrum API: memory and loop registers with related multiple recording settings

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Multiple Recording in FIFO Mode is similar to the Multiple Recording in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Multiple Recording. The advantage of Multiple Recording in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Multiple Recording. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Table 124: Spectrum API: card mode register and multiple replay FIFO mode settings

Registe	Register Value Dire		Direction	Description				
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode				
	SPC_REC_FIFO_MULTI	32	Enables Multiple Recording for FIFO acquisition.					

The number of segments to be recorded must be set separately with the register shown in the following table:

Table 125: Spectrum API: loops register settings when using Multiple Replay FIFO mode

Register Value		Direction	Description		
SPC_LOC	OPS	10020	read/write	Defines the number of segments to be recorded	
	0		Recording will	be infinite until the user stops it.	
	1 [4G - 1]		Defines the total segments to be recorded.		

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each samples needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used		Memory size	е		Pre trigger			Post trigger		Segment size			Loops		
Channels	Mode	S	PC_MEMSIZ	ZE	S	SPC_PRETRIGGE	R	SP		ER	SPC	_SEGMENT	SIZE		SPC_LOOPS	5
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Single	16	Mem	8	8	Mem - 8	8	8	8G - 8	8		not used			not used	
					(de	fined by mem and p	oost)									
	Standard Multi/ABA	16	Mem	8	8	32k	8	8	Mem - 8	8	16	Mem	8		not used	
					(defin	ied by segment and	post)	(Limi	ted by max pretri	gger)						
	Standard Gate	16	Mem	8	8	32k	8	8	Mem - 8	8		not used			not used	
	FIFO Single		not used		8	32k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	32k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defin	ied by segment and	post)	(Limi	ted by max pretri	gger)						
	FIFO Gate		not used		8	32k	8	8	8G - 8	8		not used		0 (∞)	4G - 1	1
2 Ch	Standard Single	16	Mem/2	8	8	Mem/2 - 8	8	8	8G - 8	8		not used			not used	
					(del	fined by mem and p	oost)						-			
	Standard Multi/ABA	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8	16	Mem/2	8		not used	
					(defin	ed by segment and	post)	(Limi	ted by max pretri	gger)						
	Standard Gate	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8		not used			not used	
	FIFO Single		not used		8	16k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	16k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defined by segment and post)			(Limited by max pretrigger)								
	FIFO Gate		not used		8	16k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1
4 Ch	Standard Single	16	Mem/4	8	8	Mem/4 - 8	8	8	8G - 8	8		not used			not used	
					(del	fined by mem and p	oost)									
	Standard Multi/ABA	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8	16	Mem/4	8		not used	
					(defin	ed by segment and	post)	(Limi	ted by max pretri	gger)						
	Standard Gate	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8		not used			not used	
	FIFO Single		not used		8	8k	8		not used		16	8G - 16	8	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		8	8k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defin	ied by segment and	post)	(Limited by max pretrigger)								
	FIFO Gate		not used		8	8k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1
8 Ch	Standard Single	16	Mem/8	8	8	Mem/8 - 8	8	8	8G - 8	8		not used		not used		
						fined by mem and p	-									
	Standard Multi/ABA	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8	16	Mem/8	8		not used	
						ied by segment and			ted by max pretri							
	Standard Gate	16 Mem/8 8		8	8	4k	8	8	Mem/8 - 8	8		not used	1		not used	
	FIFO Single		not used		8	4k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	4k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
		<u> </u>				ied by segment and			ted by max pretri							
	FIFO Gate		not used		8	4k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1

Table 126: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	512 MSample
Mem	512 MSample
Mem/2	256 MSample
Mem/4	128 MSample
Mem/8	64 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values are programmed depends on the used mode. Please read the detailed documentation of the mode.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].

The programming details of the timestamp option is explained in an extra chapter.




Image 67: drawing of Multiple Recording Acquisition with Timestamps

Trigger Modes

When using Multiple Recording all of the card's trigger modes can be used including the software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Programming examples

The following example shows how to set up the card for Multiple Recording in standard mode.

The following example shows how to set up the card for Multiple Recording in FIFO mode.

Mode Gated Sampling

The Gated Sampling mode allows the data acquisition controlled by an external or an internal gate signal. Data will only be recorded if the programmed gate condition is true. When using the Gated Sampling acquisition mode it is in addition also possible to program a pre- and/or posttrigger for recording samples prior to and/or after the valid gate.

This chapter will explain all the necessary software register to set up the card for Gated Sampling properly.

The section on the allowed trigger modes deals with detailed description on the different trigger events and the resulting gates.




Image 68: Drawing of Gated Sampling mode

When using Gated Sampling the maximum pretrigger is limited as shown in the technical data section. When the programmed value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN.

Table 127: Spectrum API: registers and settings for Gated Sampling mode

Register	Value	Direction	Description
SPC_PRETRIGGER	10030	read/write	Defines the number of samples to be recorded per channel prior to the gate start.
SPC_POSTTRIGGER	10100	read/write	Defines the number of samples to be recorded per channel after the gate end.

Acquisition modes

Standard Mode

Data will be recorded as long as the gate signal fulfils the programmed gate condition. At the end of the gate interval the recording will be stopped and the card will pause until another gates signal appears. If the total amount of data to acquire has been reached, the card stops immediately. For that reason the last gate segment is ended by the expiring memory size counter and not by the gate end signal. The total amount of samples to be recorded can be defined by the memsize register. The table below shows the register for enabling Gated Sampling. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 128: Spectrum API: card mode register and settings for Gated Sampling standard mode

Register	r	Value	Direction	Description		
SPC_CAR	RDMODE	9500	read/write	Defines the used operating mode		
	SPC_REC_STD_GATE	4	Enables Gated	Enables Gated Sampling for standard acquisition.		

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Table 129: Spectrum API: memsize and loops register and register settings for Gated Replay mode

	-	-	
Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Gated Sampling in FIFO Mode is similar to the Gated Sampling in Standard Mode. In contrast to the Standard Mode you cannot program a certain total amount of samples to be recorded, but two other end conditions can be set instead. The acquisition can either run until the user stops it by software (infinite recording), or until a programmed number of gates has been recorded. The data is read continuously by the driver. This data is online available for further data processing by the user program. The advantage of Gated Sampling in FIFO mode is that you can stream data online to the host system with a lower average data rate than in conventional FIFO mode without Gated Sampling. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Gated Sampling in FIFO mode. For detailed information how to setup and start the card in FIFO mode please refer to the according chapter earlier in this manual.

Table 130: Spectrum API: card mode register and Gated Sampling FIFO mode settings

Registe	er	Value	Direction	Description		
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode		
	SPC_REC_FIFO_GATE	64	Enables Gated	Enables Gated Sampling for FIFO acquisition.		

The number of gates to be recorded must be set separately with the register shown in the following table:

Table 131: Spectrum API: Gated Sampling FIFO mode loops register settings

Register Value		Direction	Description		
SPC_LOOPS	10020	read/write	Defines the number of gates to be recorded		
0		Recording will	be infinite until the user stops it.		
1 [4G - 1]		Defines the tot	tal number of gates to be recorded.		

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each samples needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used		Memory size	Э		Pre trigger			Post trigger			Segment siz	е		Loops	
Channels	Mode	s	PC_MEMSIZ	ΖE	S	SPC_PRETRIGGE	R	SP		FR	SPC	_SEGMENT	SIZE		SPC_LOOP	S
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Single	16	Mem	8	8	Mem - 8	8	8	8G - 8	8		not used			not used	
					(del	fined by mem and p	oost)									
	Standard Multi/ABA	16	Mem	8	8	32k	8	8	Mem - 8	8	16	Mem	8		not used	
					(defin	ned by segment and	post)	(Limi	ted by max pretri	gger)						
	Standard Gate	16	Mem	8	8	32k	8	8	Mem - 8	8		not used			not used	
	FIFO Single		not used		8	32k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	32k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defin	ned by segment and	post)	(Limi	ted by max pretri	gger)						
	FIFO Gate		not used		8	32k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1
2 Ch	Standard Single	16	Mem/2	8	8	Mem/2 - 8	8	8	8G - 8	8		not used			not used	
					(del	fined by mem and p	oost)									
	Standard Multi/ABA	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8	16	Mem/2	8		not used	
					(defin	ned by segment and	post)	(Limi	ted by max pretri	gger)						
	Standard Gate	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8		not used			not used	
	FIFO Single		not used		8	16k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	16k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defin	ned by segment and	post)	(Limi	ted by max pretri	gger)						
	FIFO Gate		not used		8	16k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1
4 Ch	Standard Single	16	Mem/4	8	8	Mem/4 - 8	8	8	8G - 8	8		not used			not used	
					(del	fined by mem and p	oost)					1	1			
	Standard Multi/ABA	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8	16	Mem/4	8		not used	
					(defin	ned by segment and	1	(Limi	ted by max pretri							
	Standard Gate	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8		not used			not used	
	FIFO Single		not used		8	8k	8		not used	1	16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	8k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
						ned by segment and			ted by max pretri							
	FIFO Gate		not used		8	8k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1
8 Ch	Standard Single	16	Mem/8	8	8	Mem/8 - 8	8	8	8G - 8	8		not used			not used	
						fined by mem and p										
	Standard Multi/ABA	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8	16	Mem/8	8		not used	
				-		ned by segment and			ted by max pretri							
	Standard Gate	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8		not used	-		not used	1.1
	FIFO Single		not used		8	4k	8		not used		16	8G - 16	8	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		8	4k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
						ned by segment and	-		ted by max pretri					0()	40.1	,
L	FIFO Gate		not used		8	4k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1

Table 132: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	512 MSample
Mem	512 MSample
Mem/2	256 MSample
Mem/2 Mem/4	128 MSample
Mem/8	64 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values are programmed depends on the used mode. Please read the detailed documentation of the mode.

Gate-End Alignment

Due to the structure of the on-board memory, the length of a gate will be rounded up until the next card specific alignment:


Table 133: Spectrum API: gate end alignement in Gated Sampling mode

	M2i +	M2i-exp	M4i +	+ M4x	M2p		
Active Channels	8bit	12/14/16 bit	8bit	14/16 bit	A/D and D/A 16bit	DIO	
1 channel	4 Samples	2 Samples	32 Samples	16 Samples	8 Samples	-	
2 channels	2 Samples	1 Samples	16 Samples	8 Samples	4 Samples	-	
4 channels	1 Sample	1 Samples	8 Samples	4 Samples	2 Samples	-	
8 channels	-	1 Samples	-	-	1 Samples	-	
16 channels	-	1 Samples	-	-	-	8 Samples	
32 channels	-	-	-	-	-	4 Samples	

So in case of a M4i.22xx card with 8bit samples and one active channel, the gate-end can only stop at 32Sample boundaries, so that up to 31 more samples can be recorded until the post-trigger starts. The timestamps themselves are not affected by this alignment.

Gated Sampling and Timestamps

Gated Sampling and the timestamp mode fit very good together. If timestamp recording is activated each gate will get timestamped as shown in the drawing on the right. Both, beginning and end of the gate interval, are timestamped. Each gate segment will therefore produce two timestamps (Timestamp1 and Timestamp2) showing start of the gate interval and end of the gate interval. By taking both timestamps into account one can read out the time position of each gate as well as the length in samples. There is no other way to examine the length of each gate segment than reading out the timestamps.



Please keep in mind that the gate signals are timestamped, not the beginning and end of the acquisition. The first sample that is available is at the time po-

sition of [Timestamp1 - Pretrigger]. The length of the gate segment is [Timestamp2 - Timestamp1 + Alignment + Pretrigger + Posttrigger]. The last sample of the gate segment is at the position [Timestamp2 + Alignment + Posttrigger]. When using the standard gate mode the end of recording is defined by the expiring memsize counter. In standard gate mode there will be an additional timestamp for the last gate segment, when the maximum memsize is reached!

The programming details of the timestamp mode are explained in an extra chapter.

<u>Trigger</u>

Detailed description of the external analog trigger modes

For all external analog trigger modes shown below, either the OR mask or the AND must contain the external trigger to activate the external input as trigger source:.

Table 134: Spectrum API: external analog trigger registers

Register	Value	Direction	Description		
SPC_TRIG_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.		
SPC_TRIG_ANDMASK	40430	read/write	ead/write Defines the events included within the trigger AND mask of the card.		
SPC_TMASK_EXTO	2h	Enables the main external (analog) trigger 0 for the mask.			

The following pages explain the available modes in detail. All modes that only require one single trigger level are available for both external trigger inputs. All modes that require two trigger levels are only available for the main external trigger input (Ext0).

Trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the gate starts.

When the signal crosses the programmed trigger level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Table 135: Spectrum API: trigger mode register and settings for positive edge external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_POS	1h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV.	mV

Trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the gate starts.

When the signal crosses the programmed trigger from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Table 136: Spectrum API: trigger mode register and settings for negative edge external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV.	mV

High level trigger

The external input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 137: Spectrum API: trigger mode register and settings for HIGH level external trigger


Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV.	mV

Low level trigger

The external input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.



ΡW

Triggerlevel

Table 138: Spectrum API: trigger mode register and settings for LOW level external trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV.	mV

Pulsewidth trigger for long positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the gate will start.

If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the gate will stop.

The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Gate

PW


Table 139: Spectrum API: trigger mode register and settings for long positive pulses for external trigger input

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_POS SPC_TM_PW_GREATER	0400001h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV.	mV
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G - 1] are allowed.	2 to [4G - 1]

Pulsewidth trigger for long negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the gate will start.

If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the gate will stop.



The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_GREATER	0400002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G - 1] are allowed.	2 to [4G - 1]

Table 140: Spectrum API: trigger mode register and settings for long negative pulses for external trigger input

Detailed description of the logic gate trigger modes

Positive TTL edge trigger

This mode is for detecting the rising edges of an external TTL signal. The gate will start on rising edges that are detected after starting the board.

As this mode is purely edge-triggered, the high level at the cards start time, does not trigger the board.

With the next falling edge the gate will be stopped.




Table 141: Spectrum API: trigger mode register and settings for positive TTL edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_POS	1h

HIGH TTL level trigger

This mode is for detecting the high levels of an external TTL signal. The gate will start on high levels that are detected after starting the board acquisition/generation.

As this mode is purely level-triggered, the high level at the cards start time, does trigger the board.

With the next low level the gate will be stopped.




Table 142: Spectrum API: trigger mode register and settings for high-level TTL trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_HIGH	8h

Negative TTL edge trigger

This mode is for detecting the falling edges of an external TTL signal. The gate will start on falling edges that are detected after starting the board.

As this mode is purely edge-triggered, the low level at the cards start time, does not trigger the board.

With the next rising edge the gate will be stopped.




Table 143: Spectrum API: trigger mode register and settings for negative TTL edge rigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_NEG	2h

LOW TTL level trigger

This mode is for detecting the low levels of an external TTL signal. The gate will start on low levels that are detected after starting the board.

As this mode is purely level-triggered, the low level at the cards start time, does trigger the board.

With the next high level the gate will be stopped.




Table 144: Spectrum API: trigger mode register and settings for low-level TTL trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	SPC_TM_LOW	10h

TTL pulsewidth trigger for long HIGH pulses

This mode is for detecting a rising edge of an external TTL signal followed by a HIGH pulse that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected.

The gate will start on the first pulse matching the trigger condition after starting the board.

The gate will stop with the next falling edge.




Table 145: Spectrum API: trigger mode register and settings for long high-pulses trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_PULSEWIDTH SPC_TRIG_EXT2_PULSEWIDTH SPC_TRIG_EXT3_PULSEWIDTH	44211 44212 44213	read/write	Sets the pulsewidth in samples.	2 up to [4G -1]
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	(SPC_TM_POS SPC_TM_PW_GREATER)	4000001h

TTL pulsewidth trigger for long LOW pulses

This mode is for detecting a falling edge of an external TTL signal followed by a LOW pulse that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected.

The gate will start on the first pulse matching the trigger condition after starting the board.

The gate will stop with the next rising edge.




Table 146: Spectrum API: trigger mode register and settings for long low-pulses trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT1_PULSEWIDTH SPC_TRIG_EXT2_PULSEWIDTH SPC_TRIG_EXT3_PULSEWIDTH	44211 44212 44213	read/write	Sets the pulsewidth in samples.	2 up to [4G -1]
SPC_TRIG_EXT1_MODE SPC_TRIG_EXT2_MODE SPC_TRIG_EXT3_MODE	40511 40512 40513	read/write	(SPC_TM_NEG SPC_TM_PW_GREATER)	4000002h

The following example shows, how to setup the card for using external TTL pulse width trigger on EXT1 (X1) input:

// Setting up external X1 TTL trigger to detect low pulses that are longer than 50 samples ...
spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXT1_MODE, SPC_TM_NEG | SPC_TM_PW_GREATER);
spcm_dwSetParam_i64 (hDrv, SPC_TRIG_EXT1_PULSEWIDTH, 50);
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT1); // ... and enable it in OR mask

Channel triggers modes

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.

Table 147: Spectrum API: channel trigger OR mask register


Regi	ister		Value	Direction	Description
SPC_	TRIC	G_CH_ORMASK0	40460	read/write	Defines the OR mask for the channel trigger sources.
		SPC_TMASK0_CH0	1h	Enables channel0 input for the channel OR mask	

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed trigger level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS	1h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger HIGH level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH	8h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed trigger from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG	2h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger LOW level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW	10h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel re-arm trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_CHO_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channels's input range	board dependant

Channel re-arm trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.




A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the re-arm level relatively to the channels's input range	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channels's input range	board dependant

Channel pulsewidth trigger for long positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the gate will start.

If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the gate will stop.




The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_PW_GREATER	0400001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G - 1] are allowed.	2 to [4G - 1]

Channel pulsewidth trigger for long negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the gate will start.

If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the gate will stop.



The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_GREATER	0400002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G - 1] are allowed.	2 to [4G - 1]


Channel window trigger for entering signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is purely edge-triggered, the signal outside the window at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER	0000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant


Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is purely edge-triggered, the signal within the window at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Channel window trigger for inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is level-triggered, the signal inside the window at the cards start time does trigger the board.

	Start		
\mathbf{x}		upper level	
	-/		lower level
Gate			
			Ť

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_INWIN	0000080h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant


Channel window trigger for outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is level-triggered, the signal outside the window at the cards start time does trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Channel window trigger for long inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is started. If the signal leaves the window before the pulsewidth counter has stopped, no trigger will be detected.

When the pulsewidth counter stops and the signal is still inside the window, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER SPC_TM_PW_GREATER	04000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G - 1] are allowed.	2 to [4G - 1]

Channel window trigger for long outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is started. If the signal enters the window before the pulsewidth counter has stopped, no trigger will be detected.

When the pulsewidth counter stops and the signal is still outside the window, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE SPC_TM_PW_GREATER	04000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to [4G - 1] are allowed.	2 to [4G - 1]


Channel hysteresis trigger on positive edge

.This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed hysteresis level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_HYSTERESIS	2000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant


Channel hysteresis trigger on negative edge

.This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed hysteresis level from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_HYSTERESIS	2000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Channel re-arm hysteresis trigger on positive edge

.This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed re-arm/hysteresis level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed. If the programmed re-arm/hysteresis level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.




A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM SPC_TM_HYSTERESIS	21000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input range	board dependant

Channel re-arm hysteresis trigger on negative edge

.This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed re-arm/hysteresis level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed. If the programmed re-arm/hysteresis level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM SPC_TM_HYSTERESIS	21000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the re-arm level relatively to the channel's input range	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write Defines the re-arm and hysteresis level relatively to the channel's input range		board dependant


High level hysteresis trigger

.This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.



Register	Value	Direction	Direction set to	
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH SPC_TM_HYSTERESIS	2000008h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant


Low level hysteresis trigger

.This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.



Register	Value	Direction	Direction set to	
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW SPC_TM_HYSTERESIS	20000010h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Programming examples

The following examples shows how to set up the card for Gated Sampling in standard mode and for Gated Sampling in FIFO mode.

spcm_dwSetParam_i32	(hDrv,	<pre>SPC_CARDMODE, SPC_REC_STD_GATE);</pre>	//	Enables Standard Gated Sampling
spcm_dwSetParam_i32 spcm_dwSetParam_i32 spcm_dwSetParam_i32	(hDrv,	POSTTRIGGER, 2048);	//	Set the pretrigger to 256 samples Set the posttrigger to 2048 samples the total memsize for recording to 8192 samples
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_EXT0_LEVEL0, 1500);	11	Set triggermode to ext. TTL mode (rising edge) Set trigger level to +1500 mV and enable it within the trigger OR-mask

spcm_dwSetParam_i32 (hDr	v, SPC_CARDMODE, SPC_REC_FIFO_GATE);	// Enables FIFO Gated Sampling
spcm_dwSetParam_i32 (hDr spcm_dwSetParam_i32 (hDr spcm_dwSetParam_i32 (hDr	v, POSTTRIGGER, 512);	<pre>// Set the pretrigger to 128 samples // Set the posttrigger to 512 samples // 1024 gates will be recorded</pre>
spcm_dwSetParam_i32 (hDr	v, SPC_TRIG_EXTO_LEVEL0, -1500);	<pre>// Set triggermode to ext. TTL mode (falling edge) // Set trigger level to -1500 mV // and enable it within the trigger OR-mask</pre>

ABA mode (dual timebase)

General information

The ABA mode allows the acquisition of data with a dual timebase. In case of trigger event the inputs are sampled very fast with the programmed sampling rate. This part is similar to the Multiple Recording option. But instead of having no data in between the segments one has the opportunity to continuously sample the inputs with a slower sampling rate the whole time. Combining this with the recording of the timestamps gives you a complete acquisition with a dual timebase as shown in the drawing.




Image 70: Drawing of ABA mode usage and sampling rate differences

As seen in the drawing the area around the trigger event is sampled between pretrigger and posttrigger with full sampling speed (area B of the acquisition). Outside of this area B the input is sampled with the slower ABA clock (area A of the acquisition). As changing sampling clock on the fly is not possible there is no real change in the sampling speed but area A runs continuously with a slow sampling speed without stopping when the fast sampling takes place. As a result one gets a continuous slow sampled acquisition (area A) with some fast sampled parts (area B)

The ABA mode is available for standard recording as well as for FIFO recording. In case of FIFO recording ABA and the acquisition of the fast sampled segments will run continuously until it is stopped by the user.

A second possible application for the ABA mode is the use of the ABA data for slow monitoring of the inputs while waiting for an acquisition. In that case one wouldn't record the timestamps but simply monitor the current values by acquiring ABA data.

The ABA mode needs a second clock base. As explained above the acquisition is not changing the sampling clock but runs the slower acquisition with a divided clock. The ABA memory setup including the divider value can be programmed with the following registers

Table 148: Spectrum API: ABA settings restigerts

Register	Value	Direction	Description
SPC_SEGMENTSIZE	10010	read/write	Size of one Multiple Recording segment: the number of samples to be record after each trigger event.
SPC_POSTTRIGGER	10030	read/write	Defines the number of samples to be recorded after each trigger event.
SPC_ABADIVIDER	10040	read/write Programs the divider which is used to sample slow ABA data: For 16 bit cards : between 8 and [64k - 8] in steps of 8	

The resulting ABA clock is then calculated by sampling rate / ABA divider.

Each segment can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using ABA mode or Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIG-GERLEN.

Standard Mode

With every detected trigger event one data block is filled with data. The length of one ABA segment is set by the value of the segmentsize register. The total amount of samples to be recorded is defined by the memsize register.

Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling standard ABA mode. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Register	r	Value	Direction Description	
SPC_CAR	RDMODE	9500	read/write Defines the used operating mode	
	SPC_REC_STD_ABA	8h	Data acquisition to on-board memory for multiple trigger events. While the multiple trigger events are stored with pro- grammed sampling rate the inputs are sampled continuously with a slower sampling speed.	

The total number of samples to be recorded to the on-board memory in standard mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded.

FIFO Mode

The ABA FIFO Mode is similar to the Multiple Recording FIFO mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under Single FIFO mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the average data transfer rate on the PCI bus. This enables you to use faster sample rates then you would be able to in FIFO mode without ABA.

Registe	r	Value	Direction Description	
SPC_CA	RDMODE	9500	read/write Defines the used operating mode	
	SPC_REC_FIFO_ABA	80h	Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slower sam- pling clock.	

The number of segments to be recorded must be set separately with the register shown in the following table:

Register	r	Value	Direction Description		
SPC_LOC	DPS	10020	read/write Defines the number of segments to be recorded		
	0		Recording will be infinite until the user stops it.		
	1 [4G - 1]		Defines the total segments to be recorded.		

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each samples needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Table 149: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes

Activated	Used		Memory siz	е	Pre trigger				Post trigger		Segment size			Loops		
Channels	Mode	S	PC_MEMSIZ	ZE	SPC_PRETRIGGER		SPC_POSTTRIGGER			SPC_SEGMENTSIZE			SPC_LOOPS			
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Single	16	Mem	8	8	8 Mem - 8 8		8	8G - 8	8		not used			not used	
					(de	(defined by mem and post)										
	Standard Multi/ABA	16	Mem	8	8	32k	8	8	Mem - 8	8	16	Mem	8		not used	
				(defined by segment and post)			(Limited by max pretrigger)									
	Standard Gate	16	Mem 8		8	32k	8	8	8 Mem - 8 8			not used		not used		
	FIFO Single	not used		8	32k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1	
	FIFO Multi/ABA	not used			8	32k	8	8	8G - 8	8	16	pre+post	8	(∞) O	4G - 1	1
					(defined by segment and post)			(Limited by max pretrigger)								
	FIFO Gate	not used			8	32k	8	8	8G - 8	8		not used		(∞) O	4G - 1	1
2 Ch	Standard Single	16	Mem/2	8	8	Mem/2 - 8	8	8	8G - 8	8		not used			not used	
					(defined by mem and post)											
	Standard Multi/ABA	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8	16	Mem/2	8		not used	
					(defir	ned by segment and	post)	(Limit	ted by max pretri	gger)						
	Standard Gate	16	Mem/2	8	8	16k	8	8	Mem/2 - 8	8		not used			not used	
	FIFO Single		not used		8	16k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		8	16k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defir	ned by segment and	post)	(Limited by max pretrigger)								
	FIFO Gate		not used		8	16k	8	8	8G - 8	8		not used		(∞) O	4G - 1	1

Activated	Used		Memory siz	е	Pre trigger				Post trigger		Segment size				Loops	
Channels	Mode	S	PC_MEMSIZ	ZE	9	SPC_PRETRIGGER		SPC_POSTTRIGGER			SPC_SEGMENTSIZE			SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
4 Ch	Standard Single	16	16 Mem/4 8		8	8 Mem/4 - 8 8		8	8G - 8	8		not used			not used	
					(de	fined by mem and p	oost)									
	Standard Multi/ABA	16	Mem/4	8	8	8k	8	8	Mem/4 - 8	8	16	Mem/4	8		not used	
						(defined by segment and post)			(Limited by max pretrigger)							
	Standard Gate	16	Mem/4	8	8	8k	8	8 Mem/4 - 8 8		not used			not used			
	FIFO Single	not used		8	8k	8		not used		16	8G - 16	8	(∞) 0	4G - 1	1	
	FIFO Multi/ABA	not used			8	8k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defined by segment and post)			(Limited by max pretrigger)								
	FIFO Gate	not used			8	8k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1
8 Ch	Standard Single	16 Mem/8 8		8	8 Mem/8 - 8 8		8	8 8G - 8 8 not used			not used					
					(de	fined by mem and p	oost)									
	Standard Multi/ABA	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8	16	Mem/8	8		not used	
					(defir	ned by segment and	l post)	(Limi	ted by max pretri	gger)						
	Standard Gate	16	Mem/8	8	8	4k	8	8	Mem/8 - 8	8		not used			not used	
	FIFO Single		not used		8	4k	8	not used		16	8G - 16	8	(∞) 0	4G - 1	1	
	FIFO Multi/ABA		not used		8	4k	8	8	8G - 8	8	16	pre+post	8	(∞) 0	4G - 1	1
					(defir	ned by segment and	post)	(Limited by max pretrigger)								
	FIFO Gate		not used		8	4k	8	8	8G - 8	8		not used		(∞) 0	4G - 1	1

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	512 MSample
Mem	512 MSample
Mem/2 Mem/4	256 MSample
Mem/4	128 MSample
Mem/8	64 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values are programmed depends on the used mode. Please read the detailed documentation of the mode.

Example for setting ABA mode:

The following example will program the standard ABA mode, will set the fast sampling rate to 100 MHz and acquire 2k segments with 1k pretrigger and 1k posttrigger on every rising edge of the trigger input. Meanwhile the inputs are sampled continuously with the ABA mode with a ABA divider set to 5000 resulting in a slow sampling clock for the A area of 100 MHz / 5000 = 20 kHz:


```
// setting the fast sampling clock as internal 100 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 100000000);
// enable the ABA mode and set the ABA divider to 5000 -> 100 MHz / 5000 = 20 kHz
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_ABA);
spcm_dwSetParam_i32 (hDrv, SPC_ABADIVIDER, 5000);
// define the segmentsize, pre and posttrigger and the total amount of data to acquire
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384);
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 2048);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1024);
// set the trigger mode to external with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO);
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_FOS);
```

Reading out ABA data

<u>General</u>

The slow "A" data is stored in an additional FIFO that is located in hardware on the card. This additional FIFO can read out slow "A" data using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has three completely independent busmaster

DMA engines in hardware allowing the simultaneous transfer of both "A" and sample data, as well as optionally timestamp data. The sample data itself is read out as explained before using the standard DMA routine.



As seen in the picture there are separate FIFOs holding ABA (if available) and timestamp data.

Image 71: Overview of acquisition data, ABA data and timestamp data DMA transfer

Although an M4i is shown here, this applies to M4x, M2p and M5i cards as well. Each FIFO has its own DMA channel, the way data is handled by the DMA engine is similar for both kinds of extra FIFOs and is also very similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

Commands and Status information for extra transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time

Registe	Register V		Direction	Description		
SPC_M2	SPC_M2CMD 100		write only	Executes a command for the card or data transfer		
	M2CMD_EXTRA_STARTDMA	100000h	Starts the DMA transfer for an already defined buffer.			
	M2CMD_EXTRA_WAITDMA	200000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter into account.			
	M2CMD_EXTRA_STOPDMA	400000h	Stops a running DMA transfer. Data is invalid afterwards.			
	M2CMD_EXTRA_POLL	800000h	Polls data without using DMA. As DMA has some overhead and has been implemented for fast data transfer of larg amounts of data it is in some cases more simple to poll for available data. Please see the detailed examples for this mode. It is not possible to mix DMA and polling mode.			

Table 150: Spectrum API: extra DMA commands (ABA and Timestamp)

The extra FIFO data transfer can generate one of the following status information:.

Table 151: Spectrum APUI: extra DMA status (ABA and Timestamp)

Register	r	Value	Direction	Description		
SPC_M2	STATUS	110	read only	Reads out the current status information		
	M2STAT_EXTRA_BLOCKREADY	1000h	The next data be more data.	block as defined in the notify size is available. It is at least the amount of data available but it also can		
	M2STAT_EXTRA_END	2000h	The data transfer has completed. This status information will only occur if the notify size is set to zero.			
	M2STAT_EXTRA_OVERRUN	4000h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.			
	M2STAT_EXTRA_ERROR	8000h	An internal error occurred while doing data transfer.			

Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);

In this example the notify size is set to zero, meaning that we don't want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there's no programmable offset available for this transfer.

M5i cards only: On M5i cards the ILenOfBufferInBytes parameter needs to be an integer multiple of 64 bytes.

Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Table 152: Spectrum API: ABA and Timestamp DMA buffer handling registers

Register	Value	Direction	Description
SPC_ABA_AVAIL_USER_LEN	210	read	This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or start calculations with this data.
SPC_ABA_AVAIL_USER_POS	211	read	The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation
SPC_ABA_AVAIL_CARD_LEN	212	write	After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
SPC_TS_AVAIL_USER_LEN	220	read	This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.
SPC_TS_AVAIL_USER_POS	221	read	The register holds the current byte index position where the available timestamp bytes start. The reg- ister is just intended to help you and to avoid own position calculation
SPC_TS_AVAIL_CARD_LEN	222	write	After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_-CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.


<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is
 done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time
 and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one
 can simply request the current status whenever the program has time to do so. When using this polling mode the announced available

bytes still stick to the defined notify size!

• If the on-board FIFO buffer has an overrun data transfer is stopped immediately.

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)



The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.



Data Transfer using Polling

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is unacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.


Definition of the transfer buffer

This is similar to the above explained DMA buffer transfer. The value "notify size" is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.

Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)



Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

	DMA mode
Define the buffer	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);
Start the transfer	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA)
Wait for data	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA)
Available bytes?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Min available bytes	programmed notify size
Current position?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Free buffer for card	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);

ABA Mode and Timestamps

The ABA mode is well matching with the timestamp option. If timestamp recording is activated, each trigger event and therefore each B time base segment will get time tamped as shown in the drawing on the right.

Please keep in mind that the trigger events - located in the B area - are time tamped, not the beginning of the acquisition. The first B sample that is available is at the time position of [Timestamp - Pretrigger].

The first A area sample is related to the card start and therefore in a fixed but various settings dependent relation to the timestamped B sample. To bring exact relation between the first A area sample (and therefore all area A samples) and the B area samples it is possible to let the card stamp the first A area sample automatically after the card start. The following table shows the register to enable this mode:



spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR...); spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL) not in polling mode

spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
4 bytes

spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes); spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);




Table 153: Spectrum API: timestamp command register and ABA mode settings

Register		Value	Direction	Description		
SPC_TIMESTAMP_CMD 47000		47000	read/write	Programs a timestamp setup including mode and additional features		
	SPC_TSFEAT_MASK	F0000h	Mask for the feature relating bits of the SPC_TIMESTAMP_CMD bitmask.			
	SPC_TSFEAT_STORE1STABA	10000h	Enables storage of one additional timestamp for the first A area sample (B time base related) in addition to the trigger related timestamps.			
	SPC_TSFEAT_NONE 0h		No additional timestamp is created. The total number of stamps is only trigger related.			

This mode is compatible with all existing timestamp modes. Please keep in mind that the timestamp counter is running with the B area timebase.

```
// normal timestamp setup (e.g. setting timestamp mode to standard using internal clocking)
uint32 dwTimestampMode = (SPC_TSMODE_STANDARD | SPC_TSMODE_DISABLE);
// additionally enable index of the first A area sample
dwTimestampMode |= SPC_TSFEAT_STORE1STABA;
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, dwTimestampMode);
```

The programming details of the ABA mode and timestamp modes are each explained in an dedicated chapter in this manual.

Timestamps

General information

The timestamp function is used to record trigger events relative to the beginning of the measurement, relative to a fixed time-zero point or synchronized to an external reset clock. The reset clock can come from a radio clock, a GPS signal or from any other external machine.

The timestamp is internally realized as a very wide counter that is running with the currently used sampling rate. The counter is reset either by explicit software command or depending on the mode by the start of the card. On receiving the trigger event the current counter value is stored in an extra FIFO memory.

This function is designed as an enhancement to the Multiple Recording mode and is also used together with the Gated Sampling and ABA mode, but can also be used with plain single acquisitions.

Each recorded timestamp consists of the number of samples that has been counted since the last counter reset has been done. The actual time in relation to the reset command can be easily calculated by the formula on the right. Please note that the timestamp recalculation depends on the currently used sampling rate. Please have a look at the clock chapter to see how to read out the sampling rate.

If you want to know the time between two timestamps, you can simply calculate this by the formula on the right. $t = \frac{\text{Timestamp}}{\text{Sampling rate}}$

 $\Delta t = \frac{\text{Timestamp}_{n+1} - \text{Timestamp}_n}{\text{Sampling rate}}$

The following registers can be used for the timestamp function:

Table 154: Spectrum API: timestamp related register and available timestamp commands

Register	Value	Direction	Description				
SPC_TIMESTAMP_STARTTIME	SPC_TIMESTAMP_STARTTIME 47030		Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minutes are placed in bit 8 to 15, seconds are placed in bit 0 to 7. Returned value is expressed as a UTC time.				
SPC_TIMESTAMP_STARTDATE	47031	read/write	Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7				
SPC_TIMESTAMP_TIMEOUT	47045	read/write	Set's a timeout in milli seconds for waiting of an reference clock edge. Writing a zero disables the timeout. Default value is zero.				
SPC_TIMESTAMP_AVAILMODES	47001	read	Returns all available modes as a bitmap. Modes are listed below				
SPC_TIMESTAMP_CMD	47000	read/write	Programs a timestamp mode and performs commands as listed below				
SPC_TSMODE_DISABLE	0	Timestamp is	disabled.				
SPC_TS_RESET	1h	The counters are reset and the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIM STAMP_STARTDATE registers. Only usable with mode TSMODE_STANDARD					
SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command SPC_TS_RESET or SPC_TS_RESET_WA					
SPC_TSMODE_STARTRESET	4h	Counter is reset on every card start, all timestamps are in relation to card start.					
SPC_TS_RESET_WAITREFCLK	8h	Similar as SPC_TS_RESET, but aimed at SPC_TSCNT_REFCLOCKxxx modes: The counters are reset then the driv waits for the reference edge as long as defined by the timestamp timeout time. After detecting the edge, the loca time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIMESTAMP_STARTDATE registers. Only us with mode TSMODE_STANDARD					
SPC_TSCNT_INTERNAL	100h	Counter is run	nning with complete width on sampling clock				
SPC_TSCNT_REFCLOCKPOS	200h	Counter is spl clock	it, upper part is running with external reference clock positive edge, lower part is running with sampling				
SPC_TSCNT_REFCLOCKNEG	400h	Counter is spl pling clock	Counter is split, upper part is running with external reference clock negative edge, lower part is running with sam- pling clock				
SPC_TSXIOACQ_ENABLE	1000h		igger synchronous acquisition of the multi-purpose inputs with every stored timestamp in the upper 64 purpose I/O chapter for details on these inputs.				
SPC_TSFEAT_NONE	0	No additional timestamp is created. The total number of stamps is only trigger related.					
SPC_TSFEAT_STORE1STABA	10000h	Enables the creation of one additional timestamp for the first A area sample when using the optional ABA (a base) mode.					
SPC_TSFEAT_TRGSRC	80000h	source into the Writing this fle	Reding this flag from the SPC_TIMESTAMP_AVAILMODES indicates that the card is capable of encoding the trigger source into the timestamp. Writing this flag to the SPC_TIMESTAMP_CMD register enables the storage of the trigger source in the upper 64 bit of the timestamp value.				

Writing of SPC_TS_RESET and SPC_TS_RESET_WAITREFCLK to the command register can only have an effect on the counters, if the cards clock generation is already active and the timestamp mode has been written to the hardware. This is the case when the card either has already done an acquisition with enabled timestamps after the last reset or if the clock setup and timestamp mode has already been actively transferred to the card by issuing the M2CMD_CARD_WRITESETUP command.

Example for setting timestamp mode:

The timestamp mode must consist of one of the mode constants, one of the counter and one of the feature constants:

```
// setting timestamp mode to standard using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);
// setting timestamp mode to start reset mode using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STARTRESET | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);
// setting timestamp mode to standard using external reference clock with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS | SPC_TSFEAT_NONE);
```

Timestamp modes

Standard mode

In standard mode the timestamp counter is set to zero once by writing the TS_RESET command to the command register. After that command the counter counts continuously independent of start and stop of acquisition. The timestamps of all recorded trigger events are referenced to this common zero time. With this mode you can calculate the exact time difference between different recordings and also within one acquisition (if using for example Multiple Recording).




Image 73: drawing of timestamp acquisition in standard mode in relation to card start and trigger detection

The following table shows the valid values that can be written to the timestamp command register for this mode:

Table 155: Spectrum API: timestamp commands for standard mode

Register		Value	Direction	Description			
SPC_TIM	estamp_cmd	47000	read/write	Programs a timestamp mode and performs commands as listed below			
	SPC_TSMODE_DISABLE	0	Timestamp is disabled.				
	SPC_TS_RESET	1h	The timestamp counter is set to zero				
	SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command.				
	SPC_TSCNT_INTERNAL 100h Counter		Counter is runn	running with complete width on sampling clock			

Please keep in mind that this mode only work sufficiently as long as you don't change the sampling rate between two acquisitions that you want to compare.



StartReset mode

In StartReset mode the timestamp counter is set to zero on every start of the card. After starting the card the counter counts continuously. The timestamps of one recording are referenced to the start of the recording. This mode is very useful for Multiple Recording and Gated Sampling (see according chapters for detailed information on these two optional modes).




Image 74: drawing of timestamp acquisition in start-reset mode in relation to card start and trigger detection

The following table shows the valid values that can be written to the timestamp command register.

 Table 156: Spectrum API: timestamp commands for star-reset mode

 Register
 Value
 Direction
 Description

Register	•	Value	Direction	Description		
SPC_TIM	estamp_cmd	47000	read/write	Programs a timestamp mode and performs commands as listed below		
	SPC_TSMODE_DISABLE	0	Timestamp is disabled.			
	SPC_TSMODE_STARTRESET	4h	Counter is reset on every card start, all timestamps are in relation to card start.			
SPC_TSCNT_INTERNAL 100h		Counter is runn	ing with complete width on sampling clock			

Refclock mode

In addition to the counter counting the samples a second separate counter is utilized. An additional external signal is used, which affects both counters and needs to be fed in externally. This external reference clock signal will reset the sample counter and also increase the second counter. The second counter holds the number of the clock edges that have occurred on the external reference clock signal and the sample counter holds the position within the current reference clock period with the resolution of the sampling rate.

This mode can be used to obtain an absolute time reference when using an external radio clock or a GPS receiver. In that case the higher part is counting the second since the last reset and the lower part is counting the position inside the second using the current sampling rate.

Please keep in mind that as this mode uses an additional external signal and can therefore only be used when connecting an reference clock signal on the related connector on the card:



- X0 on M4i/M4x/M5i and related digitizerNETBOX products
- X1 on M2p and related digitizerNETBOX products

The counting is initialized with the timestamp reset command. Both counters will then be set to zero.




Image 75: drawing of timestamp acquisition in refclock mode in relation to card start and trigger detection

The following table shows the valid values that can be written to the timestamp command register for this mode:

Table 157: Spectrum API: timestamp commands for refclock mode

Registe	r	Value	Direction	Description					
SPC_TIM	C_TIMESTAMP_STARTTIME 47030		read/write	Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minutes are placed in bit 8 to 15, seconds are placed in bit 0 to 7					
SPC_TIM	PC_TIMESTAMP_STARTDATE 47031		read/write	Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7					
SPC_TIM	C_TIMESTAMP_TIMEOUT 47045		read/write	Sets a timeout in milli seconds for waiting for a reference clock edge					
SPC_TIM	C_TIMESTAMP_CMD 47000		read/write	Programs a timestamp mode and performs commands as listed below					
	SPC_TSMODE_DISABLE	0	Timestamp is	Timestamp is disabled.					
	SPC_TS_RESET	1h	The counters are reset and the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and SI STAMP_STARTDATE registers.						
	SPC_TS_RESET_WAITREFCLK	8h	waits for the r	C_TS_RESET, but aimed at SPC_TSCNT_REFCLOCKxxx modes: The counters are reset then the driver reference edge as long as defined by the timeout time. After detecting the edge, the local PC time is d out by SPC_TIMESTAMP_STARTTIME and SPC_TIMESTAMP_STARTDATE registers.					
	SPC_TSMODE_STANDARD	2h	Standard mod	de, counter is reset by explicit reset command.					
	SPC_TSMODE_STARTRESET	4h	Counter is res	et on every card start, all timestamps are in relation to card start.					
	SPC_TSCNT_REFCLOCKPOS	200h	Counter is split, upper part is running with external reference clock positive edge, lower part is running with same clock						
	SPC_TSCNT_REFCLOCKNEG	400h	Counter is spl pling clock	Counter is split, upper part is running with external reference clock negative edge, lower part is running with sam- pling clock					

To synchronize the external reference clock signal with the PC clock it is possible to perform a timestamp reset command which waits a specified time for the occurrence of the external clock edge. As soon as the clock edge is found the function stores the current PC time and date which can be used to get the absolute time. As the timestamp reference clock can also be used with other clocks that don't need to be synchronized with the PC clock the waiting time can be programmed using the SPC_TIMESTAMP_TIMEOUT register.

Example for initialization of timestamp reference clock and synchronization of a seconds signal with the PC clock:

```
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_TIMEOUT, 1500);
if (ERR_TIMESTAMP_SYNC == spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET_WAITREFCLK))
printf ("Synchronization with external clock signal failed\n");
// now we read out the stored synchronization clock and date
int32 lSyncDate, lSyncTime;
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTDATE, &lSyncDate);
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTDATE, &lSyncTime); // expressed as UTC time
// and print the start date and time information (European format: day.month.year hour:minutes:seconds)
printf ("Start date: %02d.%02d.%04\n", lSyncDate & 0xff, (lSyncTime >> 8) & 0xff, (lSyncTime & 0xff);
```

Reading out the timestamps

<u>General</u>

The timestamps are stored in an extra FIFO that is located in hardware on the card. This extra FIFO can read out timestamps using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has three completely independent busmaster DMA engines in hardware allowing the simultaneous transfer of both timestamp and sample data.

As seen in the picture there are separate FIFOs holding ABA (if available) and timestamp data.




Image 76: Overview of acquisition data, ABA data and timestamp data DMA transfer

Although an M4i is shown here, this applies to M4x, M2p and M5i cards as well. Each FIFO has its own DMA channel, the way data is handled by the DMA engine is similar for both kinds of extra FIFOs and is also very similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

Commands and Status information for extra transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time

Table 158: Spectrum API: extra DMA command	s (ABA	and Timestamp)
--	--------	----------------

Registe	r	Value	Direction	Description				
SPC_M2	SPC_M2CMD		write only	Executes a command for the card or data transfer				
	M2CMD_EXTRA_STARTDMA	100000h	Starts the DMA transfer for an already defined buffer.					
	M2CMD_EXTRA_WAITDMA 200000h			Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter into account.				
	M2CMD_EXTRA_STOPDMA	400000h	Stops a runnin	g DMA transfer. Data is invalid afterwards.				
	M2CMD_EXTRA_POLL 800000h		Polls data without using DMA. As DMA has some overhead and has been implemented for fast data transfer of larg amounts of data it is in some cases more simple to poll for available data. Please see the detailed examples for this mode. It is not possible to mix DMA and polling mode.					

The extra FIFO data transfer can generate one of the following status information:.

Registe	Register Value			Description				
SPC_M2	SPC_M2STATUS 11		read only	Reads out the current status information				
	M2STAT_EXTRA_BLOCKREADY	1000h	The next data block as defined in the notify size is available. It is at least the amount of data available but i be more data.					
	M2STAT_EXTRA_END	2000h	The data transfer has completed. This status information will only occur if the notify size is set to zero.					
	M2STAT_EXTRA_OVERRUN	4000h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.					
	M2STAT_EXTRA_ERROR 8000h			An internal error occurred while doing data transfer.				

Table 159: Spectrum APUI: extra DMA status (ABA and Timestamp)

Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);

In this example the notify size is set to zero, meaning that we don't want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there's no programmable offset available for this transfer.

M5i cards only:

On M5i cards the ILenOfBufferInBytes parameter needs to be an integer multiple of 64 bytes.



Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Register	Value	Direction	Description					
SPC_ABA_AVAIL_USER_LEN	210	read	This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or st calculations with this data.					
SPC_ABA_AVAIL_USER_POS	211	read	The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation					
SPC_ABA_AVAIL_CARD_LEN	212	write	After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.					
SPC_TS_AVAIL_USER_LEN	220	read	This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.					
SPC_TS_AVAIL_USER_POS	221	read	The register holds the current byte index position where the available timestamp bytes start. The reg- ister is just intended to help you and to avoid own position calculation					
SPC_TS_AVAIL_CARD_LEN	222	write	After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.					

Table 160: Spectrum API: ABA and Timestamp DMA buffer handling registers

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_-CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.




<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is
 done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time
 and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one
 can simply request the current status whenever the program has time to do so. When using this polling mode the announced available

bytes still stick to the defined notify size!

• If the on-board FIFO buffer has an overrun data transfer is stopped immediately.

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)



The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.



Data Transfer using Polling

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is unacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.

Definition of the transfer buffer

This is similar to the above explained DMA buffer transfer. The value "notify size" is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.

Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)

```
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);
// we start the polling mode
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL);
// this is our polling loop
do
    spcm dwGetParam i32 (hDrv, SPC TS AVAIL USER LEN, &lAvailBytes);
    spcm dwGetParam i32 (hDrv, SPC TS AVAIL USER POS, & lBytePos);
    if (lAvailBvtes > 0)
         printf ("We now have %d new bytes available\n", lAvailBytes);
printf ("The available data starts at position %d\n", lBytesPos);
         // we take care not to go across the end of the buffer
         if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
              lAvailBytes = lBufSizeInBytes - lBytePos;
         // our do function get's a pointer to the start of the available data section and the length
vProcessTimestamps (&pcData[lBytesPos], lAvailBytes);
         // the buffer section is now immediately set available for the card
spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

	DMA mode	Polling mode
Define the buffer	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);
Start the transfer	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA)	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL)
Wait for data	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA)	not in polling mode
Available bytes?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Min available bytes	programmed notify size	4 bytes
Current position?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Free buffer for card	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);

Data format

Each timestamp is 128 bit long and internally mapped to two consecutive 64 bit (8 bytes) values. The lower 64 bit (counter value) contains the number of clocks that have been recorded with the currently used sampling rate since the last counter-reset has been done. The matching time can easily be calculated as described in the general information section at the beginning of this chapter.

The values the counter is counting and that are stored in the timestamp FIFO represent the moments the trigger event occurs internally. Compared to the real external trigger event, these values are delayed. This delay is fix and therefore can be ignored, as it will be identical for all recordings with the same setup.

Standard data format

When internally mapping the timestamp from 128 bit to two 64 bit values, the unused upper 64 bits are filled up with zeros.

Table 161: timestamp data format depending on the selected timestamp acquisition mode

Timestamp Mode	16 th byte	 11 th byte	10 th byte	9 th byte	8 th byte	7 th byte	6 th byte	5 th byte	4 th byte	3 rd byte	2 nd byte	1 st byte
Standard/StartReset	Oh				64 bit wide Timestamp							
Refclock mode	Oh				24 bit wide Refclo	ock edge counter (se	40 bit w	vide Times	tamp			

Extended timestamp data format

Sometimes it is useful to store the level of additional external static signals together with a recording, such as e.g. control inputs of an external input multiplexer or settings of an external. When programming a special flag the upper 64 bit of every 128 bit timestamp value is not (as

in standard data mode) filled up with leading zeros, but with the values of the digital inputs (X3, X2, X1) and optionally also (X19 ...X4). The following table shows the resulting 128 bit timestamps.

Table 162: extended timestamp data format depending on the selected timestamp acquisition mode

Timestamp Mode	16 th byte	 15 ^h byte	14 th byte	•••	9 th byte	8 th byte	7 th byte	6 th byte	5 th byte	4 th byte	3 rd byte	2 nd byte	1 st byte	
Standard/StartReset	Oh		Extra Dat	a Wo	rd	64 bit wide Timestamp								
Refclock mode	Oh		Extra Dat	a Wo	rd	24 bit wide Refclock edge counter (seconds counter) 40				vide Times	tamp			

The above mentioned "Extra Data Word" contains the following 48bit wide data, depending on the selected timestamp data format:

Table 163: timestamp extended data word format depending on the selected acquisition features

Timestamp Data Format	Bit 47		Bit 32	Bit 31		Bit 28	Bit 27		Bit 16	Bit 15	•••	Bit 13	Bit 12	Bit 11	Bit 10		Bit O
no special data format is set	Oh	h															
SPC_TSXIOACQ_ENABLE	X19 X4 (option) Oh									X3 X0				Oh			
SPC_TSFEAT_TRGSRC	Oh Trigger source bitmask (X3, X2, X1, X0) (see table below))	Oh							Trigger source bit- mask (Ch0 Force) (see table below)				
SPC_TSXIOACQ_ENABLE SPC_TS- FEAT_TRGSRC	X19	Х4 (ор	tion)	(X3, X2	source b 2, X1, X0 ble belov)	Oh			ХЗ	XO			Oh	mask	er source (Ch0 able bel	Force)

The multi-purpose lines X19...X4 are only available when the additional digital I/O option (either DigSMB or DigFX2) is installed. For cards where this option is not installed, Bits 47 down to 32 are always zero. Similarly X0 is only available on digital I/O cards, as it is output only on Digitizer and AWGs.

The trigger sources are encoded as follows:

SPC_TRGSRC_MASK_CH0	1h	Set when a trigger event occurring on channel 0 was leading to final trigger event.
SPC_TRGSRC_MASK_CH1	2h	Set when a trigger event occurring on channel 1 was leading to final trigger event.
SPC_TRGSRC_MASK_CH2	4h	Set when a trigger event occurring on channel 2 was leading to final trigger event.
SPC_TRGSRC_MASK_CH3	8h	Set when a trigger event occurring on channel 3 was leading to final trigger event.
SPC_TRGSRC_MASK_CH4	10h	Set when a trigger event occurring on channel 4 was leading to final trigger event.
SPC_TRGSRC_MASK_CH5	20h	Set when a trigger event occurring on channel 5 was leading to final trigger event.
SPC_TRGSRC_MASK_CH6	40h	Set when a trigger event occurring on channel 6 was leading to final trigger event.
SPC_TRGSRC_MASK_CH7	80h	Set when a trigger event occurring on channel 7 was leading to final trigger event.
SPC_TRGSRC_MASK_EXTO	100h	Set when a trigger event occurring on external trigger(Ext0) was leading to final trigger event.
SPC_TRGSRC_MASK_FORCE	400h	Set when a trigger event occurring by using the force trigger command is leading to final trigger event.
SPC_TRGSRC_MASK_X0	10000000h	Set when a trigger event occurring on TTL trigger[X0] is leading to final trigger event [X0 only available as trigger on digital I/O cards. X0 is output only on Digitizer and AWGs.
SPC_TRGSRC_MASK_X1	20000000h	Set when a trigger event occurring on TTL trigger(X1) is leading to final trigger event.
SPC_TRGSRC_MASK_X2	4000000h	Set when a trigger event occurring on TTL trigger(X2) is leading to final trigger event.
SPC_TRGSRC_MASK_X3	8000000h	Set when a trigger event occurring on TTL trigger(X3) is leading to final trigger event.

Selecting the timestamp data format

Table 164: Spectrum API: timestamp command register and settings for different timestamp data formats

Register	Register Value		Direction	Description			
SPC_TIMES	SPC_TIMESTAMP_CMD 47000		read/write	Programs a timestamp mode and performs commands as listed below			
Ş	SPC_TSXIOACQ_ENABLE	1000h	Enables the trigger synchronous acquisition of the X1X19 inputs with every stored timestamp in the upper 6				
ç	SPC_TSFEAT_TRGSRC	80000h	Enables the storage of the trigger source in the upper 64 bit of the timestamp value.				

The selection between the different data format for the timestamps is done with a flag that is written to the timestamp command register. As this register is organized as a biffield, the data format selection is available for all possible timestamp modes and different data modes can be combined.


Combination of Memory Segmentation Options with Timestamps

This topic should give you a brief overview how the timestamp option interacts with the options Multiple Recording and ABA mode for which the timestamps option has been made.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].



The programming details of the timestamp option is explained in an extra chapter.

Image 77: drawing of Multiple Recording Acquisition with Timestamps

The following example shows the setup of the Multiple Recording mode together with activated timestamps recording and a short display of the acquired timestamps. The example doesn't care for the acquired data itself and doesn't check for error:

// setup of the Multiple Recording mode // Secup of the wherefore meetofuling mode spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_MULTI); // Enable Standard Multiple Recording spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 1024); // Segment size is 1 kSamples, Posttr. spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 768); // samples and pretrigger therefore 2 spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 4096); // 4 kSamples in total acquired -> 4 // Segment size is 1 kSamples, Posttrigger is 768 // samples and pretrigger therefore 256 samples. // 4 kSamples in total acquired -> 4 segments // setup the Timestamp mode and make a reset of the timestamp counter spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL); spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_RESET); // now we define a buffer for timestamp data and start the acquistion. Each timestamp is 128 bit = 16 bytes. int64* pllStamps = (int64*) pvAllocMemPageAligned (16 * 4); spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllStamps, 0, 4 * 16); spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA); $\prime\prime$ we wait for the end timestamps transfer which will be received if all segments have been recorded spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA); as we now have the timestamps we just print them and calculate the time in milli seconds // do "simplicity only the lower 64 bit part of the 128 bit stamp is used, hence only every
// second array element of pllStamps is used here. int64 llSamplerate; double dTime_ms; spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &llSamplerate); for (int i = 0; i < 4; i++) dTime ms = 1000.0 * pllStamps[2 * i] / llSamplerate); printf ("#%d: %I64d samples = %.3f ms\n", i, pllStamps[2 * i], dTime_ms);

Gate-End Alignment

Due to the structure of the on-board memory, the length of a gate will be rounded up until the next card specific alignment:

Table 165: Spectrum API: gate end alignement in Gated Sampling mode

	M2i +	M2i-exp	M4i -	⊦ M4x	M2p			
Active Channels	8bit	12/14/16 bit	8bit	14/16 bit	A/D and D/A 16bit	DIO		
1 channel	4 Samples	2 Samples	32 Samples	16 Samples	8 Samples	-		
2 channels	2 Samples	1 Samples	16 Samples	8 Samples	4 Samples	-		
4 channels	1 Sample	1 Samples	8 Samples	4 Samples	2 Samples	-		
8 channels	-	1 Samples	-	-	1 Samples	-		
16 channels	-	1 Samples	-	-	-	8 Samples		
32 channels	-	-	-	-	-	4 Samples		

So in case of a M4i.22xx card with 8bit samples and one active channel, the gate-end can only stop at 32Sample boundaries, so that up to 31 more samples can be recorded until the post-trigger starts. The timestamps themselves are not affected by this alignment.

Gated Sampling and Timestamps

Gated Sampling and the timestamp mode fit very good together. If timestamp recording is activated each gate will get timestamped as shown in the drawing on the right. Both, beginning and end of the gate interval, are timestamped. Each gate segment will therefore produce two timestamps (Timestamp1 and Timestamp2) showing start of the gate interval and end of the gate interval. By taking both timestamps into account one can read out the time position of each gate as well as the length in samples. There is no other way to examine the length of each gate segment than reading out the timestamps.


Please keep in mind that the gate signals are timestamped, not the beginning Image 78: Drawing of Gated Sampling mode and Timestamp positions and end of the acquisition. The first sample that is available is at the time po-

sition of [Timestamp1 - Pretrigger]. The length of the gate segment is [Timestamp2 - Timestamp1 + Alignment + Pretrigger + Posttrigger]. The last sample of the gate segment is at the position [Timestamp2 + Alignment + Posttrigger]. When using the standard gate mode the end of recording is defined by the expiring memsize counter. In standard gate mode there will be an additional timestamp for the last gate segment, when the maximum memsize is reached!

The programming details of the timestamp mode are explained in an extra chapter.

The following example shows the setup of the Gated Sampling mode together with activated timestamps recording and a short display of the acquired timestamps. The example doesn't care for the acquired data itself and doesn't check for error:

```
// setup of the Gated Sampling mode
spcm_dwSetParam_i64 (hDrv, SPC_PETRIGGER, 32);
spcm_dwSetParam_i64 (hDrv, SPC_PETRIGGER, 32);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 32);
                                                                                   // Enables Standard Gated Sampling
                                                                                   // 32 samples to acquire before gate start
// 32 samples to acquire before gate end
                                                                                   // 4 kSamples in total acquired
// setup the Timestamp mode and make a reset of the timestamp counter
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET);
   now we define a buffer for timestamp data and start acquistion, each timestamp is 128 bit = 16 bytes
// as we don't know the number of gate intervals we define the buffer quite large
         pllStamps = (int64*) pvAllocMemPageAligned (16 * 1000);
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllstamps, 0, 1000 * 16);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA);
// we wait for the end of timestamps transfer and read out the number of timestamps that have been acquired
int32 lAvailTimestampBytes;
spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD EXTRA WAITDMA);
spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lAvailTimestampBytes);
// as we now have the timestamps we just print them and calculate the time in milli seconds // for simplicity only the lower 64 bit part of the 128 bit stamp is used, hence only every // second array element of pllStamps is used here.
int64 llSamplerate, llLen, llAlign;
double dTime ms;
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &llSamplerate);
spcm_dwGetParam_i64 (hDrv, SPC_GATE_LEN_ALIGNMENT, &llAlign);
// each even 128 bit timestamp is the start position of a gate segment each odd stamp is the end position for (int i = 0; (i < (lAvailTimestampBytes / 16)) && (i < 1000); i++)
     dTime_ms = 1000.0 * pllStamps[4 * i] / llSamplerate;
llLen = pllStamps[4 * i + 2] - pllStamps[4 * i] + 32 + 32; // (stop - start) + pre + post
     if ((llLen % llAlign) != 0)
           llLen = (llLen + llAlign) - (llLen % llAlign); // correct for alignment
     printf ("#%d: Start %I64d samples = %.3f ms", i, pllStamps[4 * i], dTime_ms);
     printf ("(Len = %I64d samples) \n", llLen);
```



ABA Mode and Timestamps

The ABA mode is well matching with the timestamp option. If timestamp recording is activated, each trigger event and therefore each B time base segment will get time tamped as shown in the drawing on the right.

Please keep in mind that the trigger events - located in the B area - are time tamped, not the beginning of the acquisition. The first B sample that is available is at the time position of [Timestamp - Pretrigger].

The first A area sample is related to the card start and therefore in a fixed but various settings dependent relation to the timestamped B sample. To bring exact relation between the first A area sample (and therefore all area A samples) and the B area samples it is possible to let the card stamp the first A area sample automatically after the card start. The following table shows the register to enable this mode:




Table 166: Spectrum API: timestamp command register and ABA mode settings

Register		Value	Direction Description	
SPC_TIMESTAMP_CMD		47000	read/write Programs a timestamp setup including mode and additional features	
	SPC_TSFEAT_MASK F0000h		Mask for the feature relating bits of the SPC_TIMESTAMP_CMD bitmask.	
relat			inables storage of one additional timestamp for the first A area sample (B time base related) in addition to the trigge elated timestamps.	
		No additional	No additional timestamp is created. The total number of stamps is only trigger related.	

This mode is compatible with all existing timestamp modes. Please keep in mind that the timestamp counter is running with the B area timebase.

// normal timestamp setup (e.g. setting timestamp mode to standard using internal clocking)
uint32 dwTimestampMode = (SPC_TSMODE_STANDARD | SPC_TSMODE_DISABLE);
// additionally enable index of the first A area sample
dwTimestampMode |= SPC_TSFEAT_STORE1STABA;
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, dwTimestampMode);

The programming details of the ABA mode and timestamp modes are each explained in an dedicated chapter in this manual.

Pulse Generator (Firmware Option)

General Information

The pulse generator module provides a versatile timing synchronization interface between the acquisition/replay functionality of the card and external equipment.

The module consists of four pulse generators, where each generator allows for (in)dependent generation of individual pulses, pulse trains or a continuous stream of pulses that can be output on a Multi-Purpose I/O Line, greatly enhancing the versatility of the XIO lines.

The versatile trigger capabilities allow for external or internal triggering. Moreover, the pulse generators can trigger each other, hence allowing for cascading of up to four pulse repetition time scales.

The outputs of the pulse generators are intrinsically synchronized to the card acquisition/replay functionality and its sampling clock, hence allowing for reproducible enabling or switching of external signals (e.g., for signal actuating). Other use cases might be pulse broadening, pulse delaying, or just pulse generation.




Image 80: overview block diagram of multi-purpose I/O lines and pulse generators

The generation of the pulse trains and timing signals is performed inside the FPGA of the card and is working in parallel to any other functionality of the card (such as data acquisition or replay), and hence not reducing the performance.

Feature Overview

- Four pulse generators are available
- Single-shot, multiple repetitions or continuous/infinite repetition of pulses
- Individual control of pulse length/duty cycle
- External or internal triggering/starting individually for each pulse generator
- Individual trigger delay per pulse generator allowing for phase shifting
- Internal cascading of pulse generators possible allowing up to four repetition time scales.

The "standard" modes of the multi purpose I/O lines are still available, as described in the "Multi Purpose I/O Lines" section. This chapter focuses on the additional functionality, available with the pulse generator firmware option installed.

The multi purpose I/O lines are available on the front plate and labelled with X0 (line 0), X1 (line 1), X2 (line 2) and X3 (line 3). As default these lines are switched off.



As default (power-on and after reset command) the I/O capable lines are switched off and hence are not actively driven. Hence the on-board 10k Ohm pull-up resistors are pulling these lines to logic HIGH. If a logic LOW is required, external lower-value (1k Ohm) pull-down resistors might be used.



Please be careful when programming these lines as an output whilst maybe still being connected with an external signal source, as that may damage components either on the external equipment or on the card itself.

Principle of Operation




Image 81: overview block diagram of the pulse generator

All of the four available pulse generator units are identical in their feature set and individually programmable.

As shown above, each unit consists of:

- A dedicated trigger setup consisting of two multiplexers MUX1 and MUX2 combining various signals
- A programmable inverter on the output of each multiplexer
- A static logic AND gate combining the outputs of both multiplexers to form a trigger/gate for the pulse generating unit
- The pulse generating unit itself with its trigger signal driven by the AND gate
- A final programmable output inverter

The pulse generator unit is clocked with an FPGA internal clock, which is a divided version derived from the acquisition or generation sampling rate. Since the division ratio is depending on the used card type, the number of active channels and the sampling rate, an dedicated read only register allows to read out the frequency value by the following register:

Table 167: Spectrum API: pulse generator clock frequency read register

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_CLOCK	602000	read	Returns the clock driving the pulse generator in Hz.

The following short excerpt shows which parameters need to be defined first and how to read out the clock rate at which the pulse generator units then are clocked:

```
// first set up the parameters, that influence the pulse generator's clock rate
spcm_dwSetParam_i32 (hCard, SPC_CHENABLE, CHANNEL0); // channel enable
spcm_dwSetParam_i64 (hCard, SPC_SAMPLERATE, MEGA(1)); // desired acquisition/generation sampling rate
...
// afterwards read out the divided clock rate, clocking the pulse generator units
int64 llPulseGenClock_Hz = 0;
spcm_dwGetParam_i64 (hCard, SPC_XIO_PULSEGEN_CLOCK, &llPulseGenClock_Hz);
```

See the end of this chapter for a more complete example setup of a pulse generator unit.

Changing the card settings while pulse generators are active will cause a stop and restart of the pulse generators automatically issued by the driver to the pulse generators.

Setting up the Pulse Generator

Enabling, disabling and resetting a pulse generator

Each pulse generator unit can be enabled and disabled separately:

Table 168: Spectrum	API: pulse	generator	enable	registers
---------------------	------------	-----------	--------	-----------

Regis	Register Vo		Direction	Description
SPC_XIO_PULSEGEN_ENABLE 601500		read/write	Bitmask to enable any combination of the four different pulse generators.	
	SPCM_PULSEGEN_ENABLE0	1h	Enable pulse g	generator 0. When disabled, the output (prior to the output inverter) is set to logic LOW.
	SPCM_PULSEGEN_ENABLE1	2h	Enable pulse g	generator 1. When disabled, the output (prior to the output inverter) is set to logic LOW.
	SPCM_PULSEGEN_ENABLE2	4h	Enable pulse generator 2. When disabled, the output (prior to the output inverter) is set to logic LOW.	
	SPCM_PULSEGEN_ENABLE3	8h	Enable pulse g	generator 3. When disabled, the output (prior to the output inverter) is set to logic LOW.

Disabling a unit will act as a reset dedicated to this single unit. A disabled pulse generator will output a logic LOW prior to the programmable output inverter, hence with an active output inverter the final output of a disabled pulse generator will be logically HIGH.

Defining the basic pulse parameters

The two basic properties for generating a (repetitive) pulsed output is to define the length (or period) and define how much of the waveform should the output be HIGH:




Image 82: timing diagram illustrating the basic pulse parameters

The pulse generator will upon start (trigger) first set the output HIGH for the programmed amount of time. Afterwards it will set the waveform LOW for the remaining time until the programmed length (period) has been reached. As a result, the number of clock cycles during which the output is LOW calculates to: LOW = LEN - HIGH. In the example above with LEN = 7 and HIGH = 4, the signal will be LOW for the remaining 3 clock cycles.

The following table shows the registers required to set the total length of the pulse to be generated. The length is defined in clock cycles:

Value Direction Description Register SPC_XIO_PULSEGEN_AVAILLEN_MIN 602001 read Returns the minimum length (period) of the pulse generator's output pulses in clock cycles SPC XIO PULSEGEN AVAILLEN MAX 602002 read Returns the maximum length (period) of the pulse generator's output pulses in clock cycles. SPC_XIO_PULSEGEN_AVAILLEN_STEP 602003 Returns the step size the pulse generator's output pulses in clock cycles. read SPC_XIO_PULSEGEN0_LEN 601001 read/write Define the length of the pulse period generated by pulse generator 0 in clock cycles. SPC_XIO_PULSEGEN1_LEN 601101 read/write Define the length of the pulse period generated by pulse generator 1 in clock cycles. SPC_XIO_PULSEGEN2_LEN 601201 Define the length of the pulse period generated by pulse generator 2 in clock cycles. read/write SPC_XIO_PULSEGEN3_LEN 601301 Define the length of the pulse period generated by pulse generator 3 in clock cycles. read/write

Table 169: Spectrum API: pulse generator length/period register

The second parameter that needs to be defined is the amount of clock pulses that force the output to a logic HIGH. The following table shows the registers required to set the total length of the pulse to be generated:

Table 170: Spectrum API: pulse generator HIGH time registers

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_AVAILHIGH_MIN	602004	read	Returns the minimum HIGH time of the pulse generator's output pulses in clock cycles.
SPC_XIO_PULSEGEN_AVAILHIGH_MAX	602005	read	Returns the maximum HIGH time of the pulse generator's output pulses in clock cycles.
SPC_XIO_PULSEGEN_AVAILHIGH_STEP	602006	read	Returns the step size the pulse generator's HIGH time in clock cycles.
SPC_XIO_PULSEGEN0_HIGH	601002	read/write	Define the HIGH time for the pulse generated by pulse generator 0 in clock cycles.
SPC_XIO_PULSEGEN1_HIGH	601102	read/write	Define the HIGH time for the pulse generated by pulse generator 1 in clock cycles.
SPC_XIO_PULSEGEN2_HIGH	601202	read/write	Define the HIGH time for the pulse generated by pulse generator 2 in clock cycles.
SPC_XIO_PULSEGEN3_HIGH	601302	read/write	Define the HIGH time for the pulse generated by pulse generator 3 in clock cycles.

These two settings alone allow for the creation of periodic signals with the freely programmable duty cycle. Setting the HIGH time to half the LEN will result is a clock-like signal with half the time being HIGH and half the time being LOW, hence having a 50% duty-cycle signal.

Since the output of the pulse generator can only change with every edge of its clock input, the speed of this clock ultimately defines the granularity at which the pulses can be configured. The lower the period of the generated pulse signal the finer this granularity becomes with regards to the output signal frequency.

For example, when creating an output with the maximum output frequency of Clk/2 (with LEN = 2 and HIGH = 1), the only possible remaining configuration is a duty-cycle of 50%. And with a output at frequency with Clk/3 (with LEN=3 and HIGH either 1 or 2) the duty-cycle is either 33% or 66%, but cannot be 50%.

In addition to defining the length/period of a single pulse, one can also define how often a pulse should be replayed repeatedly. The choice can be made between repeating the pulses infinitely (until being explicitly stopped) or to pre-define a number of repetitions:

Table 171: Spectrum API: pulse generator	loops/pulse repetition registers
--	----------------------------------

Register Value		Direction	Description	
SPC_XIO_PULSEGEN_AVAILLOOPS_MIN	602010	read	Returns the minimum number of times, the output of a pulse generator can be repeated.	
SPC_XIO_PULSEGEN_AVAILLOOPS_MAX	602011	read	Returns the maximum number of times, the output of a pulse generator can be repeated.	
SPC_XIO_PULSEGEN_AVAILLOOPS_STEP	602012	read	Returns the step size when defining the repetition of pulse generator's output.	
SPC_XIO_PULSEGEN0_LOOPS	601004	read/write	Define the number of repetitions of the output period when triggered for pulse generator 0.	
SPC_XIO_PULSEGEN1_LOOPS	601104	read/write	Define the number of repetitions of the output period when triggered for pulse generator 1.	
SPC_XIO_PULSEGEN2_LOOPS	601204	read/write	Define the number of repetitions of the output period when triggered for pulse generator 2.	
SPC_XIO_PULSEGEN3_LOOPS	601304	read/write	Define the number of repetitions of the output period when triggered for pulse generator 3.	
0 1 [4G - 2]		Upon a trigge	er event the output of the pulse generator will run infinitely until being disabled or reset.	
		Upon a trigge	er event the output period will replayed the defined number of times.	

Delaying (phase shifting) the Outputs

As mentioned above the pulse generator will always start with the first portion of the period to be HIGH and then will set the output LOW for the remaining number of cycles within the chosen length.

When using the delay, it is possible to delay the initial HIGH portion of the pulse generator(s) by a defined amount of clock cycles. This in combination with a common starting point (start/trigger) allows for the generation of phase shifted signals as shown below for two of the pulse generators. Both are set up with identical LEN and HIGH parameters, but the additional delay for pulse generator 0 (PGen0) is kept at the default of zero clock cycles, whilst PGen1 is delayed by 5 clock cycles:




Image 83: timing diagram illustrating delaying a pulse generator output

The amount of additional delay can be set individually for each pulse generator, by using the following registers:

Table 172: Spectrum API: pulse generator delay/phase shift registers

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_AVAILDELAY_MIN	602007	read	Returns the minimum delay of the pulse generator's output in clock cycles.
SPC_XIO_PULSEGEN_AVAILDELAY_MAX	602008	read	Returns the maximum delay of the pulse generator's output in clock cycles.
SPC_XIO_PULSEGEN_AVAILDELAY_STEP	602009	read	Returns the step size of the pulse generator's output delay in clock cycles.
SPC_XIO_PULSEGEN0_DELAY	601003	read/write	Define how much the output of pulse generator 0 is delayed after trigger in clock cycles.
SPC_XIO_PULSEGEN1_DELAY	601103	read/write	Define how much the output of pulse generator 1 is delayed after trigger in clock cycles.
SPC_XIO_PULSEGEN2_DELAY	601203	read/write	Define how much the output of pulse generator 2 is delayed after trigger in clock cycles.
SPC_XIO_PULSEGEN3_DELAY	601303	read/write	Define how much the output of pulse generator 3 is delayed after trigger in clock cycles.

Defining the trigger behavior

Each pulse generator can be set up to react on its trigger input in three different ways, depending on the application's need:

Table 173: Spectrum API: pulse generator mode registers with their available settings


Register	Value	Direction Description		
SPC_XIO_PULSEGEN0_MODE	601000	read/write	Defines the behavior of pulse generator 0 on how to react on its trigger event.	
SPC_XIO_PULSEGEN1_MODE 601100		read/write	Defines the behavior of pulse generator 1 on how to react on its trigger event.	
SPC_XIO_PULSEGEN2_MODE	601200	read/write	Defines the behavior of pulse generator 2 on how to react on its trigger event.	
SPC_XIO_PULSEGEN3_MODE	601300	read/write	Defines the behavior of pulse generator 3 on how to react on its trigger event.	
SPCM_PULSEGEN_MODE_GATED	1	Pulse generator will start if the trigger condition or "gate" is met and will stop, if either the gate becomes inactive the defined number of LOOPS have been generated. Will reset its loop counter, when the gate becomes LOW.		
SPCM_PULSEGEN_MODE_TRIGGERED	2	The pulse generator will start if the trigger condition is met and will replay the defined number of loops before re- ing itself and waiting for another trigger event. Changes in the trigger signal while replaying will be ignored.		
SPCM_PULSEGEN_MODE_SINGLESHOT	3	The pulse generator will start if the trigger condition is met and will replay the defined number of loops once.		

For simplicity, the waveforms below will show the modes principle, without any additionally programmed delay, and also omitting the intrinsic pipeline delay from the trigger event to the output's reaction.

Continuously triggered output

After enabling the pulse generator, it will detect trigger events. Upon each trigger, the programmed number of pulses are generated, as defined by the LEN, HIGH, DELAY and LOOPS parameters explained above. After finishing the programmed number of triggers, it will automatically arm itself again and wait for the next trigger.

In contrast to the Gated mode (see below), once a trigger has been detected the trigger input is ignored and the pulse train will finish independent from any activity on the trigger input. Only when is has finished the current generation, a new trigger will be detected:



Single Shot triggering

This mode is similar to the triggered mode, but after enabling the pulse generator it will only detect one single trigger. Upon that trigger, the programmed number of pulses are generated, as defined by the LEN, HIGH, DELAY and LOOPS parameters explained above:




Image 85: timing diagram illustrating the pulse generator single-shot triggered output mode

Afterwards the pulse generator will not detect any further triggers, until being reset by re-enabling:

Continuously gated Output

After enabling the pulse generator, it will detect trigger events. Upon each trigger, the programmed number of pulses are generated, as defined by the LEN, HIGH, DELAY and LOOPS parameters explained above and as long as the trigger condition or gate is still valid (HIGH). If the gate ends, this will stop the output and reset all internal counters back to start. So, each time the gate turns HIGH, the sequence (number of pulses as defined by the LEN, HIGH, DELAY and LOOPS) starts again from its beginning:




Image 86: timing diagram illustrating the pulse generator gated output mode

Configuring the pulse generator's trigger source

The various possible signals that can logically be combined to form a trigger event for a pulse generator are split up into two portions each consisting of a multiplexer (MUX).

Multiplexer 1

The first multiplexer, MUX1, selects between two different sources and also allows to be completely unused by utilizing a logical '1' or HIGH level, being transparent to the following AND condition combining the two multiplexers:

Table 174: Spectrum API:	pulse generator trigger MUX	1 registers with their available settings

Regis	ter	Value	Direction	Description
SPC_X	IO_PULSEGEN0_MUX1_SRC	601005	read/write	Selects the input source for MUX1 for pulse generator 0.
SPC_X	NO_PULSEGEN1_MUX1_SRC	601105	read/write	Selects the input source for MUX1 for pulse generator 1.
SPC_X	IO_PULSEGEN2_MUX1_SRC	601205	read/write	Selects the input source for MUX1 for pulse generator 2.
SPC_X	SPC_XIO_PULSEGEN3_MUX1_SRC		read/write	Selects the input source for MUX1 for pulse generator 3.
	SPCM_PULSEGEN_MUX1_SRC_UNUSED	JSED 0 Inputs of MUX		1 are not used in creating the trigger condition and instead a static logic HIGH is used for MUX1.
	SPCM_PULSEGEN_MUX1_SRC_RUN	1	card has stop	NUX1 reflects the current run state of the card. If acquisition/output is running the signal is HIGH. If bed the signal is LOW. dentical to XIO output using SPCM_XMODE_RUNSTATE.
	SPCM_PULSEGEN_MUX1_SRC_ARM	the signed been		NUX1 reflects the current ARM state of the card. If the card is armed and ready to receive a trigger IGH. If the card isn't running or the card is still acquiring pretrigger data or the trigger has already . the signal is LOW. dentical to XIO output using SPCM_XMODE_ARMSTATE.

By having the two status lines ARM and RUN available as input, it is either possible to generate pulses depending only on the card's RUN or ARM state (e.g., currently running or currently <u>not</u> running enabling the inverter of MUX1 output) or to mask other trigger conditions from MUX2 to only be passed upon the card's acquisition/replay RUN or ARM state.

Multiplexer 2

The second multiplexer can be transparent and hence unused or allows to select various sources for starting the pulse creation:

- Allowing a start command issued by the application software by issuing a force trigger command
- Any one of the other pulse generator unit outputs to create pulses or pulse trains with up to four repetition time scales
- The card's acquisition or replay trigger output
- An external logic signal coming in from any of the multi-purpose XIO input capable lines

Table 175: Spectrum API: pulse generator trigger MUX2 registers with their available settings

Regist	tegister Value I		Direction	Description	
SPC_XI	D_PULSEGEN0_MUX2_SRC	601006	read/write	Selects the input source for MUX2 for pulse generator 0.	
SPC_XI	D_PULSEGEN1_MUX2_SRC	601106	read/write	Selects the input source for MUX2 for pulse generator 1.	
SPC_XI	D_PULSEGEN2_MUX2_SRC	601206	read/write	Selects the input source for MUX2 for pulse generator 2.	
SPC_XI	D_PULSEGEN3_MUX2_SRC	601306	read/write	Selects the input source for MUX2 for pulse generator 3.	
	SPCM_PULSEGEN_MUX2_SRC_UNUSED	0		UX2 is used in creating the trigger condition for the pulse generator. A static logic HIGH is he MUX output is transparent for the following AND gate.	
	SPCM_PULSEGEN_MUX2_SRC_SOFTWARE	1	This input refle	ects the positive edge generated by issuing the SPCM_PULSEGEN_CMD_FORCE command.	
	SPCM_PULSEGEN_MUX2_SRC_CARDTRIGGER	2	This input of MUX2 reflects the trigger detection of the acquisition/replay. The trigger output goes HIGH as soon as the card's main trigger is recognized. After end of acquisition/replay it is LOW again. In Multiple Recording/Gated Sampling/ABA mode it goes LOW after the acquisition of the current segment stops. In FIFO single mode the trigger output is HIGH until FIFO mode is stopped. The signal is identical to what a XIO output is providing when using SPCM_XMODE_TRIGOUT.		
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN0	3		is set to output of pulse generator 0/1/2 or 3.	
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN1	4		ed to cascade pulse generators for creating up to four pulse repetition time scales. nerator can select to be triggered by any of the other pulse generator's output.	
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN2	5	Selecting its ov	wn pulse generator's output as a trigger (loopback) is not allowed and will lead to a driver	
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN3	6	error.		
	SPCM_PULSEGEN_MUX2_SRC_XIO0	7	Input to MUX2 is set to the input signal coming in from multi-purpose line of X0. <u>M2p</u> : Since X0 is an output only, it therefore is not allowed to be used as an input.		
	SPCM_PULSEGEN_MUX2_SRC_XIO1	8	Input to MUX2 is set to the input signal coming in from multi-purpose line of X1.		
	SPCM_PULSEGEN_MUX2_SRC_XIO2	9	Input to MUX2	is set to the input signal coming in from multi-purpose line of X2.	
	SPCM_PULSEGEN_MUX2_SRC_XIO3	10		: is set to the input signal coming in from multi-purpose line of X3. .ce X3 is not available, it therefore is not allowed to be used as an input.	

The output of the following command register is connected to all pulse generator units in parallel in a synchronous fashion:

Table 176: Spectrum API: pulse generator command register for trigger forcing by software

Regis	ter	Value	Direction	Description
SPC_X	IO_PULSEGEN_COMMAND	601501	write only	Executes a command for the pulse generator option.
	SPCM_PULSEGEN_CMD_FORCE	1h	Generate a single rising edge, that is common for all pulse generator engines. This allows to start/trigger the output of all enabled pulse generators synchronously by issuing a software command.	

This allows to start any number of pulse generators set to MUX2_SRC_SOFTWARE to be started at the same instant even from software, useful when requiring pulses with a known and static phase relation.

Additional trigger configuration (changing the active edge or level)



Please note that the Trigger/Gate input to the "Pulse Generation" portion is always HIGH-active. Depending on the selected pulse generator configuration it is triggering on the rising edge or the logic HIGH state. The two programmable inverters at the multiplexer outputs can be used to trigger on the falling edge or a logical LOW instead.

To access the three programmable inverters and to optionally change whether triggering on a rising edge (the trigger signal changing its state from LOW to HIGH) or on the valid level (the trigger being logically HIGH), following registers can be used:

Table 177: Spectrum API: pulse generator additional configuration registers with the available settings

Register		Value	Direction	Description
SPC_XIO_PULSEGEN0_CONFIG		601007	read/write	Bitmask with additional configuration for pulse generator 0.
SPC_XIO_PULSEGEN1_CONFIG		601107	read/write	Bitmask with additional configuration for pulse generator 1.
SPC_XIO_PULSEGEN2_CONFIG		601207	read/write	Bitmask with additional configuration for pulse generator 2.
SPC_X	SPC_XIO_PULSEGEN3_CONFIG		read/write	Bitmask with additional configuration for pulse generator 3.
	SPCM_PULSEGEN_CONFIG_MUX1_INVERT 1h		When bit is se	t, the output of MUX1 is logically inverted.
	SPCM_PULSEGEN_CONFIG_MUX2_INVERT	2h	When bit is se	t, the output of MUX2 is logically inverted.
		4h	When bit is set, the output of the pulse generator is logically inverted.	
		8h	As default the pulse generator's trigger input is sensitive only to a rising edge. When using this configura- tion, the input will not look for an active edge, but rather detect a HIGH level. This is similar to the distinc- tion of the card's main trigger modes, when choosing between SPC_TM_POS and SPC_TM_HIGH.	

Since the register is implemented as a bitmask, any combination of the above configuration flags is possible.

// enable the inverters on MUX1 and MUX2 outputs for pulse generator 2
int32 lPulseGenConfig = (SPCM_PULSEGEN_CONFIG_MUX1_INVERT | SPCM_PULSEGEN_CONFIG_MUX2_INVERT);
spcm dwSetParam i32 (hCard, SPC XIO PULSEGEN2 CONFIG, lPulseGenConfig);

Configuring Multi Purpose lines to output generated pulses

Each of the up to four on-board multi purpose I/O lines can be programmed to output the pulses generated by its corresponding pulse generator unit, making it available for any external devices.

Please check the available modes by reading the SPCM_X0_AVAILMODES, SPCM_X1_AVAILMODES, SPCM_X2_AVAILMODES and SPCM_X3_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

Register		Value	Direction Description		
SPCM_X0_AVAILMODES		600300	read	Bitmask with all bits of the below mentioned modes showing the available modes for (XO)	
SPCM_X1_AVAILMODES 60030		600301	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X1)	
SPCM_X2_AVAILMODES 60030		600302	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X2)	
SPCM_X3_AVAILMODES 6		600303	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X3)	
SPCM_X0_MODE 60		600200	read/write	Defines the mode for (X0). Only one mode selection is possible to be set at a time	
SPCM_X1_MODE		600201	read/write	Defines the mode for (X1). Only one mode selection is possible to be set at a time	
SPCM_X2_MODE		600202	read/write	Defines the mode for (X2). Only one mode selection is possible to be set at a time	
SPCM_X3_MODE 6002		600203	read/write	Defines the mode for (X3). Only one mode selection is possible to be set at a time	
	SPCM_XMODE_DISABLE	00000000h	No mode sele	cted. Output is tristate (default setup)	
			For all other modes please see chapter "Multi Purpose I/O Lines".		
	SPCM_XMODE_PULSEGEN	00080000h	<u>A/D and D/A cards only (optional):</u> Connector reflects the output of the same index pulse generator (X1 can output pulses from pulse generator 1, X2 can output pulses from pulse generator 2, etc.). On M4i/M4x cards with three XIO lines (X0, X1, X2) and four pulse generators, pulses from pulse generator 3 can- not be output, but can still be used in cascading configurations to trigger another pulse generator.		

Table 178: Spectrum API: XIO lines and mode software registers with their reduced to the settings required for outputting pulses



Please note that a change to the SPCM_X0_MODE, SPCM_X1_MODE, SPCM_X2_MODE or SPCM_X3_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Programming Example

The following example shows in principle, the steps required for generating a single, repetitive pulse with one of the pulse generators and how to output that pulse on the matching multi-purpose I/O line:

// First we set up the channel selection and the clock. $\prime\prime$ For this example we enable only one channel to be able to use max sampling rate on all card types. spcm dwSetParam i32 (hCard, SPC CHENABLE, CHANNELO); // Read out the max. supported sampling rate ... int64 llMaxSR = 0; spcm_dwGetParam_i64 (hCard, SPC_PCISAMPLERATE, &llMaxSR); // ... and use this as the card's sampling rate
spcm_dwSetParam_i64 (hCard, SPC_SAMPLERATE, llMaxSR); // Read out the clock, at which the pulse generator will run with the above set sampling rate. int64 llPulseGenClock_Hz = 0; spcm_dwGetParam_i64 (hCard, SPC_XIO_PULSEGEN_CLOCK, &llPulseGenClock Hz); // Configure X0 to output signal from corresponding pulse generator 0 spcm_dwSetParam_i32 (hCard, SPCM_X0_MODE, SPCM_XMODE_PULSEGEN); // Setup pulse generator 0 (output on X0) // to generate a continuous signal with 1 MHz and ~50% duty-cycle int32 lLenFor1MHz = static_cast < int32 > (llPulseGenClock_Hz / MEGA(1)); spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN_MODE, SPCM_PULSEGEN_MODE_TRIGGERED); spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN0_LEN, lLenFor1MHz); // An integer division by 2 will be truncated if lLenForlMHz is an odd number, // resulting in a slightly shorter HIGH than LOW time. spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN0_HIGH, llenForlMHz / 2); // Set LOOPS to 0: repeat infinitely
spcm dwSetParam i32 (hCard, SPC XIO PULSEGEN0 LOOPS, 0); // Configure pulse generator to be triggered/started by software force command spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGENO_MUX1_SRC, SPCM_PULSEGEN_MUX1_SRC_UNUSED); spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGENO_MUX2_SRC, SPCM_PULSEGEN_MUX2_SRC_SOFTWARE); // Enable the selected pulse generator and hence arm its trigger detection spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN_ENABLE, SPCM_PULSEGEN_ENABLE0); / Write the settings to the card: $\ensuremath{\prime\prime}\xspace$ This will update the clock section to generate the programmed frequencies // (SPC_SAMPLERATE) and also write the pulse generator settings to the card. spcm_dwSetParam_i32 (hCard, SPC_M2CMD, M2CMD_CARD_WRITESETUP); // Start all armed pulse generators (in this case just one) by a software command spcm dwSetParam i32 (hCard, SPC XIO PULSEGEN COMMAND, SPCM PULSEGEN CMD FORCE); // Wait until a key is pressed
printf ("\nPress a key to stop the pulse generator(s) ");
cGetch (); // Stop all running pulse generators spcm_dwSetParam_i32(hCard, SPC_XIO_PULSEGEN_ENABLE, 0); spcm_dwSetParam_i32(hCard, SPC_M2CMD, M2CMD_CARD_WRITESETUP);



Spectrum provides a dedicated programming example for the pulse generator feature as part of the standard example package. This example is showing different and more complex configurations than shown above, e.g., cascading of multiple pulse generators for more complex pulse generation time scales.

Option Star-Hub

Star-Hub introduction

The purpose of the Star-Hub is to extend the number of channels available for acquisition or generation by interconnecting multiple cards and running them simultaneously.

The Star-Hub option allows to synchronize several M2p cards that are mounted within one host system (PC) and is part of the digitizerNETBOX and generatorNETBOX products, that include more than one digitizer/generator module.

Two different sized Star-Hub versions are available: a small version with 6 connectors (options SH6ex or SH6tm) for synchronizing up to six cards and a bigger version with 16 connectors (options SH16ex or SH16tm) for synchronizing up to sixteen cards.



The M2p Star-Hub allows synchronizing cards of the same family as well as different families of the M2p series with each other

Both sizes versions are implemented as either a piggy-back module that is mounted on top of one of the cards (options SH6tm or SH16tm), or as an extension (SH6ex or SH16ex). For details on how to install several cards including the one carrying the Star-Hub module, please refer to the section on hardware installation.

Either which of the available Star-Hub options is used, there will be no phase delay between the sampling clocks of the synchronized cards and either no delay between the trigger events. The card holding the Star-Hub is automatically also the clock master. Any one of the synchronized cards can be part of the trigger generation.

Star-Hub trigger engine

The trigger bus between an M2p card and the Star-Hub option consists of several lines. Some of them send the trigger information from the card's trigger engine to the Star-Hub and some receive the resulting trigger from the Star-Hub. All trigger events from the different cards connected can be combined logically by either OR or a logical AND within the Star-Hub.

While the returned trigger is identical for all synchronized cards, the sent out trigger of every single card depends on their respective trigger settings.

Star-Hub clock engine

The card holding the Star-Hub is the clock master for the complete system. If you need to feed in an external clock to a synchronized system the clock has to be connected to the master card. Slave cards cannot generate a Star-Hub system clock. As shown in the drawing on the right, the clock master can use either its on-board reference, an external reference or directly distribute the external fed in clock input to be broadcast to all other cards.

All cards including the clock master itself receive the distributed clock with equal phase information. This makes sure that there is no phase delay between the cards.




Image 87: Drawing of star-hub clock engine location and interaction with card clock

Software Interface

The software interface is similar to the card software interface that is explained earlier in this manual. The same functions and some of the registers are used with the Star-Hub. The Star-Hub is accessed using its own handle which has some extra commands for synchronization setup. All card functions are programmed directly on card as before. There are only a few commands that need to be programmed directly to the Star-Hub for synchronization.

The software interface as well as the hardware supports multiple Star-Hubs in one system. Each set of cards connected by a Star-Hub then runs totally independent. It is also possible to mix cards that are connected with the Star-Hub with other cards that run independent in one system.

Star-Hub Initialization

The interconnection between the Star-Hubs is probed at driver load time and does not need to be programmed separately. Instead the cards can be accessed using a logical index. This card index is only based on the ordering of the cards in the system and is not influenced by the current cabling. It is even possible to change the cable connections between two system starts without changing the logical card order that is used for Star-Hub programming.

The Star-Hub initialization must be done AFTER initialization of all cards in the system. Otherwise the interconnection won't be received properly.

The Star-Hubs are accessed using a special device name "sync" followed by the index of the star-hub to access. The Star-Hub is handled completely like a physical card allowing all functions based on the handle like the card itself.

Example with 4 cards and one Star-Hub (no error checking to keep example simple)

```
drv_handle hSync;
drv_handle hCard[4];
for (i = 0; i < 4; i++)
    {
    sprintf (s, "/dev/spcm%d", i);
    hCard[i] = spcm_hOpen (s);
    }
hSync = spcm_hOpen ("sync0");
...
spcm_vClose (hSync);
for (i = 0; i < 4; i++)
    spcm_vClose (hCard[i]);
```

Example for a digitizer/ETBOX or generatorNETBOX with two internal digitizer/generator modules, This example is also suitable for accessing a remote server with two cards installed:

```
drv_handle hSync;
drv_handle hCard[2];
for (i = 0; i < 2; i++)
    {
    sprintf (s, "TCPIP::192.168.169.14::INST%d::INSTR", i);
    hCard[i] = spcm_hOpen (s);
    }
hSync = spcm_hOpen ("sync0");
...
spcm_vClose (hSync);
for (i = 0; i < 2; i++)
    spcm_vClose (hCard[i]);
```

When opening the Star-Hub the cable interconnection is checked. The Star-Hub may return an error if it sees internal cabling problems or if the connection between Star-Hub and the card that holds the Star-Hub is broken. It can't identify broken connections between Star-Hub and other cards as it doesn't know that there has to be a connection.

The synchronization setup is done using bit masks where one bit stands for one recognized card. All cards that are connected with a Star-Hub are internally numbered beginning with 0. The number of connected cards as well as the connections of the star-hub can be read out after initialization. For each card that is connected to the star-hub one can read the index of that card:

Table 179: Spectrum API: star-hub related registers for reading detected con	nections

Register	Value	Direction	Description
SPC_SYNC_READ_NUMCONNECTORS	48991	read	Number of connectors that the Star-Hub offers at max. (available with driver V5.6 or newer)
SPC_SYNC_READ_SYNCCOUNT	48990	read	Number of cards that are connected to this Star-Hub
SPC_SYNC_READ_CARDIDX0	49000	read	Index of card that is connected to star-hub logical index 0 (mask 0x0001)
SPC_SYNC_READ_CARDIDX1	49001	read	Index of card that is connected to star-hub logical index 1 (mask 0x0002)
		read	
SPC_SYNC_READ_CARDIDX7	49007	read	Index of card that is connected to star-hub logical index 7 (mask 0x0080)
SPC_SYNC_READ_CARDIDX8	49008	read	M2i only: Index of card that is connected to star-hub logical index 8 (mask 0x0100)
		read	
SPC_SYNC_READ_CARDIDX15	49015	read	M2i only: Index of card that is connected to star-hub logical index 15 (mask 0x8000)
SPC_SYNC_READ_CABLECON0		read	Returns the index of the cable connection that is used for the logical connection 0. The cable connec- tions can be seen printed on the PCB of the star-hub. Use these cable connection information in case that there are hardware failures with the star-hub cabeling.
	49100	read	
SPC_SYNC_READ_CABLECON15	49115	read	Returns the index of the cable connection that is used for the logical connection 15.

In standard systems where all cards are connected to one star-hub reading the star-hub logical index will simply return the index of the card again. This results in bit 0 of star-hub mask being 1 when doing the setup for card 0, bit 1 in star-hub mask being 1 when setting up card 1

and so on. On such systems it is sufficient to read out the SPC_SYNC_READ_SYNCCOUNT register to check whether the star-hub has found the expected number of cards to be connected.

```
spcm_dwGetParam_i32 (hSync, SPC_SYNC_READ_SYNCCOUNT, &lSyncCount);
for (i = 0; i < lSyncCount; i++)
{
    spcm_dwGetParam_i32 (hSync, SPC_SYNC_READ_CARDIDX0 + i, &lCardIdx);
    printf ("star-hub logical index %d is connected with card %d\n", i, lCardIdx);</pre>
```

In case of 4 cards in one system and all are connected with the star-hub this program excerpt will return:

```
star-hub logical index 0 is connected with card 0
star-hub logical index 1 is connected with card 1
star-hub logical index 2 is connected with card 2
star-hub logical index 3 is connected with card 3
```

Let's see a more complex example with two Star-Hubs and one independent card in one system. Star-Hub A connects card 2, card 4 and card 5. Star-Hub B connects card 0 and card 3. Card 1 is running completely independent and is not synchronized at all:

card	Star-Hub connection	card handle	star-hub handle	card index in star-hub	mask for this card in star-hub
card 0		/dev/spcm0		0 (of star-hub B)	0x0001
card 1		/dev/spcm1			
card 2	star-hub A	/dev/spcm2	sync0	0 (of star-hub A)	0x0001
card 3	star-hub B	/dev/spcm3	sync l	1 (of star-hub B)	0x0002
card 4		/dev/spcm4		1 (of star-hub A)	0x0002
card 5		/dev/spcm5		2 (of star-hub A)	0x0004

Now the program has to check both star-hubs:

```
for (j = 0; j < lStarhubCount; j++)
{
    spcm_dwGetParam_i32 (hSync[j], SPC_SYNC_READ_SYNCCOUNT, &lSyncCount);
    for (i = 0; i < lSyncCount; i++)
        {
            spcm_dwGetParam_i32 (hSync[j], SPC_SYNC_READ_CARDIDX0 + i, &lCardIdx);
            printf ("star-hub %c logical index %d is connected with card %d\n", (!j ? 'A' : 'B'), i, lCardIdx);
        }
    printf ("\n");
    }
</pre>
```

In case of the above mentioned cabling this program excerpt will return:

```
star-hub A logical index 0 is connected with card 2
star-hub A logical index 1 is connected with card 4
star-hub A logical index 2 is connected with card 5
star-hub B logical index 0 is connected with card 0
star-hub B logical index 1 is connected with card 3
```

For the following examples we will assume that 4 cards in one system are all connected to one star-hub to keep things easier.

Setup of Synchronization

The synchronization setup only requires one additional register to enable the cards that are synchronized in the next run

Table 180: Spectrum API: synchronization enable mask register

Register	Value	Direction	Description
SPC_SYNC_ENABLEMASK	49200	read/write	Mask of all cards that are enabled for the synchronization

The enable mask is based on the logical index explained above. It is possible to just select a couple of cards for the synchronization. All other cards then will run independently. Please be sure to always enable the card on which the star-hub is located as this one is a must for the synchronization.

In our example we synchronize all four cards. The star-hub is located on card #2 and is therefor the clock master

```
spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x000F); // all 4 cards are masked
// set the clock master to 100 MS/s internal clock
spcm_dwSetParam_i32 (hCard[2], SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i32 (hCard[2], SPC_SAMPLERATE, MEGA(100));
// set all the slaves to run synchronously with 100 MS/s
spcm_dwSetParam_i32 (hCard[0], SPC_SAMPLERATE, MEGA(100));
spcm_dwSetParam_i32 (hCard[1], SPC_SAMPLERATE, MEGA(100));
spcm_dwSetParam_i32 (hCard[3], SPC_SAMPLERATE, MEGA(100));
```

Limits of Clock for synchronized cards

Using the M2p Star-Hub, it is possible to have synchronized cards run with different sample rates, as long as **both** of the following conditions are met for all cards connected to the Star-Hub and enabled for synchronization:

1) The sample rate of each card can be derived by integer division (1/Ni) from the card with the fastest programmed sample rate.

2) The sample rate of each card can be derived by integer multiplication (* M_i) of the card with the slowest programmed sample rate.

Both N and M must be an integer of 1 or greater, keeping the resulting sample rates within their allowed limits.

Example 1: Valid setup

- Samplerate(card0) = 100 MSps
- Samplerate(card1) = 25 MSps
- Samplerate(card2) = 5 MSps

This setup is perfectly valid, as 100 MSps/25 MSps = 4 and 100 MSps/5 MSps = 20 and also 5 * 5 MSps = 25 MSps and 4 x 25 MSps = 100 MSps,

Example 2: Invalid setup:

- Samplerate(card0) = 100 MSps
- Samplerate(card1) = 25 MSps
- Samplerate(card2) = 10 MSps

This setup is not valid, although the first condition of 100 MSps/25 MSps = 4 and 100 MSps/10 MSps = 20 is met. But the second condition is violated, as a non-integer would be required: 2.5×10 MSps = 25 MSps.

Example 3: Invalid setup:

- Samplerate(card0) = 100 MSps
- Samplerate(card1) = 30 MSps
- Samplerate(card2) = 10 MSps

This setup is <u>not valid</u>, although now the second condition is met, since a integer works: 3×10 MSps = 30 MSps but the first requirement is now violated, since 100 MSps/30 MSps = $3.3\overline{3}$, which is not an integer.

Example 4: Valid setup

- Samplerate(card0) = 100 MSps
- Samplerate(card1) = 20 MSps
- Samplerate(card2) = 10 MSps

This setup is perfectly valid again , as 100 MSps/20 MSps = 5 and 100 MSps/10 MSps = 10 and also 2 * 10 MSps = 20 MSps and 5 x 20 MSps = 100 MSps.

Setup of Trigger

Setting up the trigger does not need any further steps of synchronization setup. Simply all trigger settings of all cards that have been enabled for synchronization are connected together. All trigger sources and all trigger modes can be used on synchronization as well.

Having positive edge of external trigger on card 0 to be the trigger source for the complete system needs the following setup:

spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TMASK_EXT0); spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_EXT0_MODE, SPC_TM_POS); spcm_dwSetParam_i32 (hCard[1], SPC_TRIG_ORMASK, SPC_TM_NONE); spcm_dwSetParam_i32 (hCard[2], SPC_TRIG_ORMASK, SPC_TM_NONE); spcm_dwSetParam_i32 (hCard[3], SPC_TRIG_ORMASK, SPC_TM_NONE);

Assuming that the 4 cards are analog data acquisition cards with 4 channels each we can simply setup a synchronous system with all channels of all cards being trigger source. The following setup will show how to set up all trigger events of all channels to be OR connected. If any of the channels will now have a signal above the programmed trigger level the complete system will do an acquisition:

```
for (i = 0; i < lSyncCount; i++)
{
    int32 lAllChannels = (SPC_TMASK0_CH0 | SPC_TMASK0_CH1 | SPC_TMASK_CH2 | SPC_TMASK_CH3);
    spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_CH_ORMASK0, lAllChannels);
    for (j = 0; j < 2; j++)
        {
            // set all channels to trigger on positive edge crossing trigger level 100
            spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_CH0_MODE + j, SPC_TM_POS);
            spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_CH0_LEVEL0 + j, 100);
            }
        }
}</pre>
```

Run the synchronized cards

Running of the cards is very simple. The star-hub acts as one big card containing all synchronized cards. All card commands have to be omitted directly to the star-hub which will check the setup, do the synchronization and distribute the commands in the correct order to all synchronized cards. The same card commands can be used that are also possible for single cards:

Register	Value	Direction	Description				
SPC_M2CMD	100	write only	Executes a command for the card or data transfer				
M2CMD_CARD_RESET	1h	Performs a ha	rd and software reset of the card as explained further above				
M2CMD_CARD_WRITESETUP	2h	Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.					
M2CMD_CARD_START	4h	Starts the card with all selected settings. This command automatically writes all settings to the card if any of the set- tings has been changed since the last one was written. After card has been started none of the settings can be changed while the card is running.					
M2CMD_CARD_ENABLETRIGGER	8h	The trigger detection is enabled. This command can be either send together with the start command to enable trigge immediately or in a second call after some external hardware has been started.					
M2CMD_CARD_FORCETRIGGER	10h	This command forces a trigger even if none has been detected so far. Sending this command together with the st command is similar to using the software trigger.					
M2CMD_CARD_DISABLETRIGGER	20h	The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.					
M2CMD_CARD_STOP	40h	Stops the curre	ent run of the card. If the card is not running this command has no effect.				

Table 181: Spectrum API: star-hub synchronization commands

All other commands and settings need to be send directly to the card that it refers to.

This example shows the complete setup and synchronization start for our four cards:

```
spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x000F); // all 4 cards are masked
// to keep it easy we set all card to the same clock and disable trigger
for (i = 0; i < 4; i++)
    {
        spcm_dwSetParam_i32 (hCard[i], SPC_CLOCKMODE, SPC_CM_INTPLL);
        spcm_dwSetParam_i32 (hCard[i], SPC_SAMPLERATE, MEGA(100));
        spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_ORMASK, SPC_TM_NONE);
    }
// card 0 is trigger master and waits for external positive edge
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TMASK_EXT0);
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_EXT0_MODE, SPC_TM_POS);
// start the cards and wait for them a maximum of 1 second to be ready
spcm_dwSetParam_i32 (hSync, SPC_TIMEOUT, 1000);
spcm_dwSetParam_i32 (hSync, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
if (spcm_dwSetParam_i32 (hSync, SPC_M2CMD, M2CMD_CARD_WAITREADY) == ERR_TIMEOUT)
        printf ("Timeout occured - no trigger received within time\n")
```

Using one of the wait commands for the Star-Hub will return as soon as the card holding the Star-Hub has reached this state. However when synchronizing cards with different memory sizes there may be other cards that still haven't reached this level.



Error Handling

The Star-Hub error handling is similar to the card error handling and uses the function spcm_dwGetErrorInfo_i32. Please see the example in the card error handling chapter to see how the error handling is done.

Option Remote Server

Introduction

Using the Spectrum Remote Server (order code -SPc-RServer) it is possible to access the M2i/M3i/M4i/M4x/M2p/M5i card(s) installed in one PC (server) from another PC (client) via local area network (LAN), similar to using a digitizerNET-BOX, generatorNETBOX or hybridNETBOX.

It is possible to use different operating systems on both server and client. For example the Remote Server is running on a Linux system and the client is accessing them from a Windows system.

The Remote Server software requires, that the option "-SPc-RServer" is installed on at least one card installed within the server side PC. You can either check this with the Control Center in the "Installed Card features" node or by reading out the feature register, as described in the "Installed features and options" passage, earlier in this manual.




Image 88: Overview of remote server option interaction in comparison to NETBOX devices

To run the Remote Server software, it is required to have least version 3.18 of the Spectrum SPCM driver installed. Additionally at least on one card in the server PC the feature flag SPCM_FEAT_REMOTESERVER must be set.



Installing and starting the Remote Server

<u>Windows</u>


Windows users find the Control Center installer on the USB-Stick under "Install\win\spcm_remote_install.exe". After the installation has finished there will be a new start menu entry in the Folder "Spectrum GmbH" to start the Remote Server. To start the Remote Server automatically after login, just copy this shortcut to the Autostart directory.

<u>Linux</u>

Linux users find the versions of the installer for the different StdC libraries under under /Install/linux/spcm_control_center/ as RPM packages.

To start the Remote Server type "spcm_remote_server" (without quotation marks). To start the Remote Server automatically after login, add the following line to the .bashrc or .profile file (depending on the used Linux distribution) in the user's home directory:

spcm_remote_server&



Detecting the digitizerNETBOX/generatorNETBOX/hybridNETBOX

Before accessing the digitizerNETBOX/generatorNETBOX/hybridNETBOX one has to determine the IP address of the device. Normally that can be done using one of the two methods described below:

Discovery Function

The digitizerNETBOX/generatorNETBOX/hybridNETBOX responds to the VISA described Discovery function. The next chapter will show how to install and use the Spectrum control center to execute the discovery function and to find the Spectrum hardware. As the discovery function is a standard feature of all LXI devices there are other software packages that can find the device using the discovery function:

- Spectrum control center (limited to Spectrum remote products)
- free LXI System Discovery Tool from the LXI consortium (www.lxistandard.org)
- Measurement and Automation Explorer from National Instruments (NI MAX)
- Keysight Connection Expert from Keysight Technologies

Additionally the discovery procedure can also be started from ones own specific application:

```
#define TIMEOUT DISCOVERY
                               5000 // timeout value in ms
const uint32 dwMaxNumRemoteCards = 50;
char* pszVisa[dwMaxNumRemoteCards] = { NULL };
char* pszIdn[dwMaxNumRemoteCards] = { NULL };
const uint32 dwMaxIdnStringLen = 256;
const uint32 dwMaxVisaStringLen = 50;
// allocate memory for string list
for (uint32 i = 0; i < dwMaxNumRemoteCards; i++)</pre>
    pszVisa[i] = new char [dwMaxVisaStringLen];
    pszIdn[i] = new char [dwMaxIdnStringLen];
    memset (pszVisa[i], 0, dwMaxVisaStringLen);
    memset (pszIdn[i], 0, dwMaxIdnStringLen);
// first make discovery - check if there are any LXI compatible remote devices
dwError = spcm_dwDiscovery ((char**)pszVisa, dwMaxNumRemoteCards, dwMaxVisaStringLen, TIMEOUT_DISCOVERY);
 / second: check from which manufacturer the devices are
spcm dwSendIDNRequest ((char**)pszIdn, dwMaxNumRemoteCards, dwMaxIdnStringLen);
  / Use the VISA strings of these devices with Spectrum as manufacturer
\ensuremath{//} for accessing remote devices without previous knowledge of their IP address
```

Finding the digitizerNETBOX/generatorNETBOX/hybridNETBOX in the network

As the digitizerNETBOX/generatorNETBOX/hybridNETBOX is a standard network device it has its own IP address and host name and can be found in the computer network. The standard host name consist of the model type and the serial number of the device. The serial number is also found on the type plate on the back of the digitizerNETBOX/generatorNETBOX/hybridNETBOX chassis.

As default DHCP (IPv4) will be used and an IP address will be automatically set. In case no DHCP server is found, an IP will be obtained using the AutoIP feature. This will lead to an IPv4 address of 169.254.x.y (with x and y being assigned to a free IP in the network) using a subnet mask of 255.255.0.0.

The default IP setup can also be restored, by using the "LAN Reset" button on the device.

If a fixed IP address should be used instead, the parameters need to be set according to the current LAN requirements.

Windows 7, Windows 8, Windows 10 and Windows 11

Under Windows 7, Windows 8, Windows 10 and Windows 11 the digitizerNETBOX, generatorNETBOX and hybridNETBOX devices are listed under the "other devices" tree with their given host name.

A right click on the digitizerNETBOX or generatorNETBOX device opens the properties window where you find further information on the device including the IP address.

From here it is possible to go the website of the device where all necessary information are found to access the device from software.




Image 89: Windows screenshot: finding a remote Spectrum device like digitizerNETBOX

Troubleshooting

If the above methods do not work please try one of the following steps:

- Ask your network administrator for the IP address of the digitizerNETBOX/generatorNETBOX and access it directly over the IP address.
- Check your local firewall whether it allows access to the device and whether it allows to access the ports listed in the technical data section.
- Check with your network administrator whether the subnet, the device and the ports that are listed in the technical data section are accessible from your system due to company security settings.

Accessing remote cards

To detect remote card(s) from the client PC, start the Spectrum Control Center on the client and click "Netbox Discovery". All discovered cards will be listed under the "Remote" node.

Using remote cards instead of using local ones is as easy as using a digitizerNETBOX and only requires a few lines of code to be changed compared to using local cards.

Instead of opening two locally installed cards like this:

hDrv0 = spcm_hOpen ("/dev/spcm0"); // open local card spcm0 hDrv1 = spcm_hOpen ("/dev/spcm1"); // open local card spcm1

one would call spcm_hOpen() with a VISA string as a parameter instead:

hDrv0 = spcm_hOpen ("TCPIP::192.168.1.2::inst0::INSTR"); // open card spcm0 on a Remote Server PC hDrv1 = spcm_hOpen ("TCPIP::192.168.1.2::inst1::INSTR"); // open card spcm1 on a Remote Server PC

to open cards on the Remote Server PC with the IP address 192.168.1.2. The driver will take care of all the network communication.

Appendix

Error Codes

The following error codes could occur when a driver function has been called. Please check carefully the allowed setup for the register and change the settings to run the program.

Table 182: Spectrum API: driver error codes and error description

error name	value (hex)	value (dec.)	error description
ERR_OK	Oh	0	Execution OK, no error.
ERR_INIT	1h	1	An error occurred when initializing the given card. Either the card has already been opened by another process or an hardware error occurred.
ERR_TYP	3h	3	Initialization only: The type of board is unknown. This is a critical error. Please check whether the board is correctly plugged in the slot and whether you have the latest driver version.
ERR_FNCNOTSUPPORTED	4h	4	This function is not supported by the hardware version.
ERR_BRDREMAP	5h	5	The board index re map table in the registry is wrong. Either delete this table or check it carefully for double values.
ERR_KERNELVERSION	óh	6	The version of the kernel driver is not matching the version of the DLL. Please do a complete re-installation of the hard- ware driver. This error normally only occurs if someone copies the driver library and the kernel driver manually.
ERR_HWDRVVERSION	7h	7	The hardware needs a newer driver version to run properly. Please install the driver that was delivered together with the card.
ERR_ADRRANGE	8h	8	One of the address ranges is disabled (fatal error), can only occur under Linux.
ERR_INVALIDHANDLE	9h	9	The used handle is not valid.
ERR_BOARDNOTFOUND	Ah	10	A card with the given name has not been found.
ERR_BOARDINUSE	Bh	11	A card with given name is already in use by another application.
ERR_EXPHW64BITADR	Ch	12	Express hardware version not able to handle 64 bit addressing -> update needed.
ERR_FWVERSION	Dh	13	Firmware versions of synchronized cards or for this driver do not match -> update needed.
ERR_SYNCPROTOCOL	Eh	14	Synchronization protocol versions of synchronized cards do not match -> update needed
ERR_LASTERR	10h	16	Old error waiting to be read. Please read the full error information before proceeding. The driver is locked until the error information has been read.
ERR_BOARDINUSE	11h	17	Board is already used by another application. It is not possible to use one hardware from two different programs at the same time.
ERR_ABORT	20h	32	Abort of wait function. This return value just tells that the function has been aborted from another thread. The driver library is not locked if this error occurs.
ERR_BOARDLOCKED	30h	48	The card is already in access and therefore locked by another process. It is not possible to access one card through multiple processes. Only one process can access a specific card at the time.
ERR_DEVICE_MAPPING	32h	50	The device is mapped to an invalid device. The device mapping can be accessed via the Control Center.
ERR_NETWORKSETUP	40h	64	The network setup of a digitizerNETBOX has failed.
ERR_NETWORKTRANSFER	41h	65	The network data transfer from/to a digitizerNETBOX has failed.
ERR_FWPOWERCYCLE	42h	66	Power cycle (PC off/on) is needed to update the card's firmware (a simple OS reboot is not sufficient !)
ERR_NETWORKTIMEOUT	43h	67	A network timeout has occurred.
ERR_BUFFERSIZE	44h	68	The buffer size is not sufficient (too small).
ERR_RESTRICTEDACCESS	45h	69	The access to the card has been intentionally restricted.
ERR_INVALIDPARAM	46h	70	An invalid parameter has been used for a certain function.
ERR_TEMPERATURE	47h	71	The temperature of at least one of the card's sensors measures a temperature, that is too high for the hardware.
ERR_REG	100h	256	The register is not valid for this type of board.
ERR_VALUE	101h	257	The value for this register is not in a valid range. The allowed values and ranges are listed in the board specific documentation.
ERR_FEATURE	102h	258	Feature (option) is not installed on this board. It's not possible to access this feature if it's not installed.
ERR_SEQUENCE	103h	259	Command sequence is not allowed. Please check the manual carefully to see which command sequences are possible.
ERR_READABORT	104h	260	Data read is not allowed after aborting the data acquisition.
ERR_NOACCESS	105h	261	Access to this register is denied. This register is not accessible for users.
ERR_TIMEOUT	107h	263	A timeout occurred while waiting for an interrupt. This error does not lock the driver.
ERR_CALLTYPE	108h	264	The access to the register is only allowed with one 64 bit access but not with the multiplexed 32 bit (high and low double word) version.
ERR_EXCEEDSINT32	109h	265	The return value is int32 but the software register exceeds the 32 bit integer range. Use double int32 or int64 accesses instead, to get correct return values.
ERR_NOWRITEALLOWED	10Ah	266	The register that should be written is a read-only register. No write accesses are allowed.
ERR_SETUP	10Bh	267	The programmed setup for the card is not valid. The error register will show you which setting generates the error mes- sage. This error is returned if the card is started or the setup is written.
ERR_CLOCKNOTLOCKED	10Ch	268	Synchronization to external clock failed: no signal connected or signal not stable. Please check external clock or try to use a different sampling clock to make the PLL locking easier.
ERR_MEMINIT	10Dh	269	On-board memory initialization error. Power cycle the PC and try another PCIe slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.
ERR_POWERSUPPLY	10Eh	270	On-board power supply error. Power cycle the PC and try another PCIe slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.
ERR_ADCCOMMUNICA- TION	1 OFh	271	Communication with ADC failed.P ower cycle the PC and try another PCIe slot (if possible). In case that the error per- sists, please contact Spectrum support for further assistance.
	110h	272	The channel number may not be accessed on the board: Either it is not a valid channel number or the channel is not

Table 182: Spectrum API: driver error codes and error description

error name	value (hex)	value (dec.)	error description
ERR_NOTIFYSIZE	111h	273	The notify size of the last spcm_dwDefTransfer call is not valid. The notify size must be a multiple of the page size of 4096. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. For ABA and timestamp the notify size can be 2k as a minimum.
ERR_RUNNING	120h	288	The board is still running, this function is not available now or this register is not accessible now.
ERR_ADJUST	130h	304	Automatic card calibration has reported an error. Please check the card inputs.
ERR_PRETRIGGERLEN	140h	320	The calculated pretrigger size (resulting from the user defined posttrigger values) exceeds the allowed limit.
ERR_DIRMISMATCH	141h	321	The direction of card and memory transfer mismatch. In normal operation mode it is not possible to transfer data from PC memory to card if the card is an acquisition card nor it is possible to transfer data from card to PC memory if the card is a generation card.
ERR_POSTEXCDSEGMENT	142h	322	The posttrigger value exceeds the programmed segment size in multiple recording/ABA mode. A delay of the multiple recording segments is only possible by using the delay trigger!
ERR_SEGMENTINMEM	143h	323	Memsize is not a multiple of segment size when using Multiple Recording/Replay or ABA mode. The programmed segment size must match the programmed memory size.
ERR_MULTIPLEPW	144h	324	Multiple pulsewidth counters used but card only supports one at the time.
ERR_NOCHANNELPWOR	145h	325	The channel pulsewidth on this card can't be used together with the OR conjunction. Please use the AND conjunction of the channel trigger sources.
ERR_ANDORMASKOVRLAP	146h	326	Trigger AND mask and OR mask overlap in at least one channel. Each trigger source can only be used either in the AND mask or in the OR mask, no source can be used for both.
ERR_ANDMASKEDGE	147h	327	One channel is activated for trigger detection in the AND mask but has been programmed to a trigger mode using an edge trigger. The AND mask can only work with level trigger modes.
ERR_ORMASKLEVEL	148h	328	One channel is activated for trigger detection in the OR mask but has been programmed to a trigger mode using a level trigger. The OR mask can only work together with edge trigger modes.
ERR_EDGEPERMOD	149h	329	This card is only capable to have one programmed trigger edge for each module that is installed. It is not possible to mix different trigger edges on one module.
ERR_DOLEVELMINDIFF	14Ah	330	The minimum difference between low output level and high output level is not reached.
ERR_STARHUBENABLE	14Bh	331	The card holding the star-hub must be enabled when doing synchronization.
ERR_PATPWSMALLEDGE	14Ch	332	Combination of pattern with pulsewidth smaller and edge is not allowed.
ERR_XMODESETUP	14Dh	333	The chosen setup for (SPCM_X0_MODE SPCM_X19_MODE) is not valid. See hardware manual for details.
ERR_AVRG_LSA	14Eh	334	Setup for Average LSA Mode not valid. Check Threshold and Replacement values for chosen AVRGMODE.
ERR_PCICHECKSUM	203h	515	The check sum of the card information has failed. This could be a critical hardware failure. Restart the system and check the connection of the card in the slot.
ERR_MEMALLOC	205h	517	Internal memory allocation failed. Please restart the system and be sure that there is enough free memory.
ERR_EEPROMLOAD	206h	518	Timeout occurred while loading information from the on-board EEProm. This could be a critical hardware failure. Please restart the system and check the PCI connector.
ERR_CARDNOSUPPORT	207h	519	The card that has been found in the system seems to be a valid Spectrum card of a type that is supported by the driver but the driver did not find this special type internally. Please get the latest driver from www.spectrum-instrumentation.com and install this one.
ERR_CONFIGACCESS	208h	520	Internal error occured during config writes or reads. Please contact Spectrum support for further assistance.
ERR_FIFOHWOVERRUN	301h	769	FIFO acquisition: Hardware buffer overrun in FIFO mode. The complete on-board memory has been filled with data and data wasn't transferred fast enough to PC memory.
			FIFO replay: Hardware buffer underrun in FIFO mode. The complete on-board memory has been replayed and data wasn't trans- ferred fast enough from PC memory.
			If acquisition or replay throughput is lower than the theoretical bus throughput, check the application buffer setup.
ERR_FIFOFINISHED	302h	770	FIFO transfer has been finished, programmed data length has been transferred completely.
ERR_TIMESTAMP_SYNC	310h	784	Synchronization to timestamp reference clock failed. Please check the connection and the signal levels of the refer- ence clock input.
ERR_STARHUB	320h	800	The auto routing function of the Star-Hub initialization has failed. Please check whether all cables are mounted cor- rectly.
ERR_INTERNAL_ERROR	FFFFh	65535	Internal hardware error detected. Please check for driver and firmware update of the card.

Spectrum Knowledge Base

You will also find additional help and information in our knowledge base available on our website:

https://spectrum-instrumentation.com/support/knowledgebase/index.php

Pin assignment of the multipin connector


The 40 lead multipin connector is the main connector for M2p.xxxx-DigFX2 option, which adds sixteen additional multi-purpose I/O lines (X4 ... X19) to the main card's four standard ones (X0 ... X3). The pin assignment of these additional lines is shown below:

Option "Digital I/O Dig-FX2"

٩١	A2	A3	A4	A5	A6	A7	A8	A9	A 10	All	A12	A13	A14	A15	A16	A17	A18	A19	A20
X4	GND	X5	GND	X6	GND	X7	GND	X8	GND	6X	GND	X10	GND	X11	GND	RFU*	GND	RFU*	GND
BI	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20
X12**	GND	X13**	GND	X14	GND	X15	GND	X16	GND	X17	GND	X18**	GND	X19**	GND	RFU*	GND	RFU*	GND

* RFU: reserved for future use. Do not connect these lines, can be left floating.

** These four pins are each left floating, when their respective X line (X12, X13, X18 or X19) is jumper selected to be routed to one of the SMB connectors.



Pin assignment of the multipin cable



Image 90: The standard 40-pole flat ribbon cable used tor digital connection




Image 91: location of pin1 on the standard 40-pole flat ribbon cable

The 40 lead multipin cable is used for the additional digital I/O option -DigFX2.

The flat ribbon cable is shipped with the board that is equipped with this option. The cable ends are assembled with two standard 20 pole IDC socket connector so you can easily make connections to your type of equipment or DUT (device under test).

The required two 20 pin flat ribbon cables each provide the signals of either the A or the B labeled pins as described above.

IDC footprints

The 20 pole IDC connectors have the following footprints. For easy usage in your PCB the cable footprint as well as the PCB top footprint are shown here. Please note that the PCB footprint is given as top view. Pin 1 is marked on each IDC as shown:




Image 92: IDC connector pinning of standard digital connection

Image 93: IDC connector marking of pin 1

The following table shows the relation between the card connector pin and the IDC pin and the signalt

Table 183: digital connector and cable: relation between the card connector pin and the IDC pin and the signal

	Cable/IDC A										
Signal	IDC pin	Card pin		Card pin	IDC pin	Signal					
X4	1	Al		A2	2	GND					
X5	3	A3		A4	4	GND					
Х6	5	A5		A6	6	GND					
Х7	7	A7		A8	8	GND					
X8	9	A9		A10	10	GND					
Х9	11	A9		A12	12	GND					
X10	13	A13		A14	14	GND					
X11	15	A15		A16	16	GND					
RFU*	17	A17		A18	18	GND					
RFU*	19	A19		A20	20	GND					

	Cable/IDC B										
Signal	IDC pin	Card pin	Π	Card pin	IDC pin	Signal					
X12**	1	B1		B2	2	GND					
X13**	3	B3		B4	4	GND					
X14	5	B5		B6	6	GND					
X15	7	B7		B8	8	GND					
X16	9	B9		B10	10	GND					
X17	11	B9		B12	12	GND					
X18**	13	B13		B14	14	GND					
X19**	15	B15		B16	16	GND					
RFU*	17	B17		B18	18	GND					
RFU*	19	B19		B20	20	GND					

* RFU: reserved for future use. Do not connect these lines, can be left floating.

** These four pins are each left floting, when their respective X line (X12, X13, X18 or X19) is jumper selected to be routed to one of the SMB connectors.

XØ I/O

Clock Output

X1/X2/X3 I/O

X1/X2/X3 Output Enable

Details on M2p cards I/O lines

Multi Purpose I/O Lines

The MMCX Multi Purpose I/O connectors of the M2p cards from Spectrum which do provide input capabilities (X1, X2 and X3) are protected against input over voltage conditions.

For this purpose clamping diodes of the types BAS516 are used in conjunction with a series resistor. All three I/O lines are internally clamped to signal ground and to 3.3V clamping voltage. So when connecting sources with a higher level than the clamping voltage plus the forward voltage of typically 0.6..0.7 V will be the resulting maximum high-level level.

The maximum forward current limit for the used BAS516 diodes is 100 mA, which is effectively limited by the used series resistor for logic levels up to 5.0V. To avoid floating levels with unconnect-

ed inputs, a pull up resistor of 10 kOhm to 3.3V is used on each line.

The XO output is always actively driven, hence connecting external sources might either damage the source or the output buffer of your M2p card.

XЙ

\wedge

Additional I/O Lines (Option -DigFX2)

The additional Multi Purpose I/O connectors of the M2p cards -DigFX2 option from Spectrum does provide sixteen additional Multi-Purpose I/O lines **(X4 to X19)**, which are protected against input over voltage conditions. Four of these lines can be jumper selected to be routed to either the main multi-pin FX2 connector or to a SMB connector:

Image 94: electrical connection and termination of multi-purpose I/O lines

3.3V

Δ

3.30

4

10k




Image 95: electrical connection of additional I/O lines on connection DigFX2

For this purpose clamping diodes of the types BAS516 are used in conjunction with a series resistor. All I/O lines are internally clamped to signal ground and to 3.3V clamping voltage. So when connecting sources with a higher level than the clamping voltage plus the forward voltage of typically 0.6..0.7 V will be the resulting maximum high-level level.

The maximum forward current limit for the used BAS516 diodes is 100 mA, which is effectively limited by the used series resistor for logic levels up to 5.0V. To avoid floating levels with unconnected inputs, a pull up resistor of 10 kOhm to 3.3V is used on each line.

Additional I/O Lines (Option -DigSMB)

The additional Multi Purpose I/O connectors of the M2p card's -DigSMB option from Spectrum does provide sixteen additional Multi-Purpose I/O lines (X4 to X19), which are protected against input over voltage conditions:

For this purpose clamping diodes of the types BAS516 are used in conjunction with a series resistor. All I/O lines are internally clamped to signal ground and to 3.3V clamping voltage. So when connecting sources with a higher level than the clamping voltage plus the forward voltage of typically 0.6..0.7 V will be the resulting maximum high-level level.




Image 96: electrical connection of additional I/O lines on connection DigSMB

The maximum forward current limit for the used BAS516 diodes is 100 mA, which is effectively limited by the used series resistor for logic levels up to 5.0V. To avoid floating levels with unconnected inputs, a pull up resistor of 10 kOhm to 3.3V is used on each line.

Additional I/O Lines (Option -DigBNC)

The additional Multi Purpose I/O connectors of the digitizerNETBOX's or generatorNETBOX's -DigBNC option from Spectrum does provide eight additional Multi-Purpose I/O lines (**X4 to X11**), which are protected against input over voltage conditions:

For this purpose clamping diodes of the types BAS516 are used in conjunction with a series resistor. All I/O lines are internally clamped to signal ground and to 3.3V clamping voltage. So when connecting sources with a higher level than the clamping voltage plus the forward voltage of typically 0.6..0.7 V will be the resulting maximum high-level level.




Image 97: electrical connection of additional I/O lines on connection DigBNC (digitizerNETBOX)

The maximum forward current limit for the used BAS516 diodes is 100 mA, which is effectively limited by the used series resistor for logic levels up to 5.0V. To avoid floating levels with unconnected inputs, a pull up resistor of 10 kOhm to 3.3V is used on each line.

Interfacing M2p clock in/out with M4i/M4x

M2p output to M4i/M4x input


The clock output of the M2p card is a 3.3V LVTTL signal with a 50 Ohm series output impedance, capable of driving 50 Ohm terminated loads.

This allows to directly connect the M2p X0 output with the AC-coupled and 50 Ohm terminated LVPECL clock input of an M4i or M4x card.

The resulting voltage divider of the series resistor and the back termination reduce the 3.3V Vpp LVTTL output voltage to half and hence limit the maximum input swing to meet the M4i/M4x clock input specification.

M2p input to M4i/M4x output

The clock output of the M4i/M4x cards is AC-coupled, single-ended LVPECL type with an output swing of approximately 800 mVpp.



Due to the programmable threshold level of the M2p card, the M4i/M4x clock output can be directly connected to the M2p DC-coupled clock input, when setting the threshold to zero Volt.

For best signal integrity and minimizing reflections due to the very fast edge rates of the M4i/M4x LVPECL output, activating the 50 Ohm termination on the M2p card is highly recommended.

Temperature sensors

The M2p card series has integrated temperature sensors that allow to read out different internal temperatures. Theses functions are also available for the M2p cards mounted inside of the digitizerNETBOX, generatorNETBOX or hybridNETBOX series. In here the temperature can be read out for every internal card separately.

The Spectrum driver (starting with version 5.09) checks for over temperature at every opening of the driver and also uses a background temperature watchdog to ensure that the card's operating temperature stays within the recommended operating range and an ERR_TEMPERATURE error will be issued if exceeded.

In case of a detected temperature error, please carefully check the cooling requirements of the card as explained in the "Cooling Precautions" chapter earlier in the manual.



Temperature read-out registers

Up to three different temperature sensors can be read-out for each M2p card. The temperature can be read in different temperature scales at any time:

Table 184: Spectrum API: temperature sensor registers

Register	Value	Direction	Description
SPC_MON_TK_BASE_CTRL	500022	read	Base card temperature in Kelvin
SPC_MON_TK_MODA_0	500023	read	Temperature in Kelvin of front-end module A.
SPC_MON_TK_MODB_0	500024	read	Temperature in Kelvin of front-end module B.
SPC_MON_TC_BASE_CTRL	500025	read	Base card temperature in degrees Celsius
SPC_MON_TC_MODA_0	500026	read	Temperature in degrees Celsius of front-end module A.
SPC_MON_TC_MODB_0	500027	read	Temperature in degrees Celsius of front-end module B.
SPC_MON_TF_BASE_CTRL	500028	read	Base card temperature in degrees Fahrenheit
SPC_MON_TF_MODA_0	500029	read	Temperature in degrees Fahrenheit of front-end module A.
SPC_MON_TF_MODB_0	500030	read	Temperature in degrees Fahrenheit of front-end module B.

Temperature hints

- Manual monitoring of the temperature figures might be used for application specific limits or for logging purposes.
- The temperature sensors can be used to optimize the system cooling.

59xx temperatures and limits

The following description shows the meaning of each temperature figure on the M2p.59xx series and also gives maximum ratings that should not be exceeded. All figures given in degrees Celsius:

Table 185: 59xx card typical temperatures and limits

Sensor Name	Sensor Location	Typical figure at 25°C environment temperature	Maximum temperature		
BASE_CTRL	Inside FPGA	50°C ±5°C	80°C		
MODA_0	Amplifier Front-End of Module A	40°C ±5°C	80°C		
MODB_0	Amplifier Front-End of Module B (if installed)	40°C ±5°C	80°C		

Details on M2p cards status LED

Every M2p card has a two-color status LED mounted at the very bottom location of the PCIe bracket.




Image 99: status LED on bracket

Different color codes of the status LED

This chapter explains the different color codes and offers some possible solutions in case of an error condition.

Table 186: color coding of the status LED

Condition	LED color	Status	Solution
O.K. (Booting)	temporarily static: red	PCI Express enumeration has not finished, PCIe Reset is still active	Red LED should turn off latest as soon as all BIOS messages have disappeared and the PCs operating system boot screen shows up.
	Static: red	Power supply error	Restart the PC. In case that the error persists, please contact Spectrum support for further assis- tance.
Error	Fast blinking (approx. 8 Hz): green - off - green - off	PCI Express link training has not yet finished	1) Power down the PC, un-plug and re-plug the card to verify that there is a proper contact between the card and the slot.
	Strobed fast blinking (approx. 8 Hz strobes every half second): green/off - off - green/off - off	Internal PCIe error	2) Try another PCI Express slot, maybe the currently used one is not properly working.3) In case that this error is occurring after a firmware update or of the above steps did not help, please contact Spectrum support for assistance on how to boot the card's golden recovery image.
	Static: green	Card is ready for operation (at full PCIe speed)	A full width PCIe link has been established (PCIe x4, Gen 1) and the card is ready for opera- tion.
О.К.	Static: off	Card is ready for operation (at reduced PCIe speed)	A reduced speed PCIe link has been established with less than all of the possible 4 lanes. The card is ready for operation, but the data transfer throughput over the PCI Express bus is reduced. For getting the highest PCIe performance please consult your PC or motherboard manual for details on the PCI Express slots of your system.
	Slow blinking (approx. 1 Hz): green - off - green - off	Indicator mode on	To ease the identification of a specific card in a multi-card system without un-installing the card it is possible to activate the card identification status by software. This mode changes the static "Ready for Operation" indication (see above) into a slowly green blinking state.

Turning on card identification LED

To enable/disable the cards LED indicator mode or to read out the current setting, please use the following register:

Table 187: Spectrum API: enabling card identification mode for status LED

Register	Value	Direction	Description
SPC_CARDIDENTIFICATION	201500	read/write	Writing a '1' turns on the LED card indicator mode, writing a '0' turns off the LED indicator mode.

The default for the card identification register is the OFF state.

Continuous memory for increased data transfer rate



The continuous memory buffer has been added to the driver version 1.36. The continuous buffer is not available in older driver versions. Please update to the latest driver if you wish to use this function.

<u>Background</u>

All modern operating systems use a very complex memory management strategy that strictly separates between physical memory, kernel memory and user memory. The memory management is based on memory pages (normally 4 kByte = 4096 Bytes). All software only sees virtual memory that is translated into physical memory addresses by a memory management unit based on the mentioned pages.

This will lead to the circumstance that although a user program allocated a larger memory block (as an example 1 MByte) and it sees the whole 1 MByte as a virtually continuous memory area this memory is physically located as spread 4 kByte pages all over the physical memory. No problem for the user program as the memory management unit will simply translate the virtual continuous addresses to the physically spread pages totally transparent for the user program.

When using this virtual memory for a DMA transfer things become more complicated. The DMA engine of any hardware can only access physical addresses. As a result the DMA engine has to access each 4 kByte page separately. This is done through the Scatter-Gather list. This list is simply a linked list of the physical page addresses which represent the user buffer. All translation and set-up of the Scatter-Gather list is done inside the driver without being seen by the user. Although the Scatter-Gather DMA transfer is an advanced and powerful technology it has one disadvantage: For each transferred memory page of data it is necessary to also load one Scatter-Gather entry (which is 16 bytes on 32 bit systems and 32 bytes on 64 bit systems). The little overhead to transfer (16/32 bytes in relation to 4096 bytes, being less than one percent) isn't critical but the fact that the continuous data transfer on the bus is broken up every 4096 bytes and some different addresses have to be accessed slow things down.

The solution is very simple: everything works faster if the user buffer is not only virtually continuous but also physically continuous. Unfortunately it is not possible to get a physically continuous buffer for a user program. Therefore the kernel driver has to do the job and the user program simply has to read out the address and the length of this continuous buffer. This is done with the function spcm_dwGetContBuf as already mentioned in the general driver description. The desired length of the continuous buffer has to be programmed to the kernel driver for load time and is done different on the different operating systems. Please see the following chapters for more details.

Next we'll see some measuring results of the data transfer rate with/without continuous buffer. You will find more results on different motherboards and systems in the application note number 6 "Bus Transfer Speed Details". Also with newer M5i/M4i/M4x/M2p cards the gain in speed is not as impressive, as it is for older cards, but can be useful in certain applications and settings. As this is also system dependent, your improvements may vary. This can not only depending on the system hardware but also on the used operating system, as in some cases Linux does seem to benefit more than Windows for newer cards.

Bus Transfer Speed Details (M2i/M3i cards in an example system)

	PCI 33 /	MHz slot	PCI-X 66	MHz slot	PCI Express x1 slot	
Mode	read	write	read	write	read	write
User buffer	109 MB/s	107 MB/s	195 MB/s	190 MB/s	130 MB/s	138 MB/s
Continuous kernel buffer	125 MB/s	122 MB/s	248 MB/s	238 MB/s	160 MB/s	170 MB/s
Speed advantage	15%	14%	27%	25%	24%	23%

Bus Transfer Standard Read/Write Transfer Speed Details (M4i.44xx card in an example system)

	Notifysize 16 kByte		Notifysize 64 kByte		Notifysize 512 kByte		Notifysize 2048 kByte		Notifysize 4096 kByte	
Mode	read	write	read	write	read	write	read	write	read	write
User buffer	243 MB/s	132 MB/s	793 MB/s	464 MB/s	2271 MB/s	1352 MB/s	2007 MB/s	1900 MB/s	2687 MB/s	2284 MB/s
Continuous kernel buffer	239 MB/s	133 MB/s	788 MB/s	457 MB/s	2270 MB/s	1470 MB/s	2555 MB/s	2121 MB/s	2989 MB/s	2549 MB/s
Speed advantage	-1.6%	+0.7%	-0.6%	-1.5%	0%	+8.7%	+27.3%	+11.6%	+11.2%	+11.6%

Bus Transfer FIFO Read Transfer Speed Details (M4i.44xx card in an example system)

	Notifysize 4 kByte	Notifysize 8 kByte	Notifysize 16 kByte	Notifysize 32 kByte	Notifysize 64 kByte	Notifysize 256 kByte	Notifysize 1024 kByte	Notifysize 2048 kByte	Notifysize 4096 kByte
Mode	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read
User buffer	455 MB/s	858 MB/s	1794 MB/s	2005 MB/s	3335 MB/s	3386 MB/s	3369 MB/s	3331 MB/s	3335 MB/s
Continuous kernel buffer	540 MB/s	833 MB/s	1767 MB/s	1965 MB/s	3216 MB/s	3386 MB/s	3389 MB/s	3388 MB/s	3389 MB/s
Speed advantage	+18.6%	-2.9%	-1.5%	-2.0%	-3.5%	0%	+0.6%	+1.7%	+1.6%

Bus Transfer FIFO Read Transfer Speed Details (M2p.5942 card in an example system)

	Notifysize 4 kByte	Notifysize 8 kByte	Notifysize 16 kByte	Notifysize 32 kByte	Notifysize 64 kByte	Notifysize 256 kByte	Notifysize 1024 kByte	Notifysize 2048 kByte	Notifysize 4096 kByte
Mode	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read	FIFO read
User buffer	282 MB/s	462 MB/s	597 MB/s	800 MB/s	800 MB/s	799 MB/s	799 MB/s	799 MB/s	797 MB/s
Continuous kernel buffer	279 MB/s	590 MB/s	577 MB/s	800 MB/s	800 MB/s	800 MB/s	800 MB/s	800 MB/s	799 MB/s
Speed advantage	-1.1%	+27.7%	-3.4%	+0.0%	+0.0%	0%	+0.1%	+0.1%	+0.3%

Setup on Linux systems

On Linux systems the continuous buffer setting is done via the command line argument contmem_mb when loading the kernel driver module:

insmod spcm.ko contmem_mb=4

As memory allocation is organized completely different compared to Windows the amount of data that is available for a continuous DMA buffer is unfortunately limited to a maximum of 8 MByte. On most systems it will even be only 4 MBytes.

To use a larger continuous buffer you can use the Continuous Memory Allocator (CMA). To allocate continuous memory this way you pass "cma=xyz" as kernel boot parameter, with xyz being the size of the continuous memory, e.g. "cma=128M" for 128 MByte.



Your kernel needs to have CMA support enabled to use this. You can check this with "grep CONFIG_CMA /boot/config-\$(uname -r)".

To enable CMA in our spcm4 kernel driver module edit the Makefile for the kernel driver module and uncomment the line #EXTRA_CFLAGS += -DSPCM4_USE_CMA by removing the # in front. Then recompile the kernel module and load it as described above, like so as example:.

insmod spcm4.ko contmem_mb=128

Using a continuous buffer of this size will need root privileges for the using program on most systems!

Setup on Windows systems

The continuous buffer settings is done with the Spectrum Control Center using a setup located on the "Support" page. Please fill in the desired continuous buffer settings as MByte. After setting up the value the system needs to be restarted as the allocation of the buffer is done during system boot time.

If the system cannot allocate the amount of memory it will divide the desired memory by two and try again. This will continue until the system can allocate a continuous buffer. Please note that this try and error routine will need several seconds for each failed allocation try during boot up procedure. During these tries the system will look like being crashed. It is then recommended to change the buffer settings to a smaller value to avoid the long waiting time during boot up.

Continuous buffer settings should not exceed 1/4 of system memory. During tests the maximum amount that could be allocated was 384 MByte of continuous buffer on a system with 4 GByte memory installed.

 Spectrum Control Center [DEM-2312E739CDC]

 Card
 Support

 Versions
 About

 Debug Logging

 Log Level
 Log all Errors

 Log Path
 c:\

 Append Logging to file
 File Name

 Kernel Registry Settings

 Continous Memory Allocation (MB)

 64

Image 100: setting up continuous memory buffer in Spectrum Control Center

Usage of the buffer

The usage of the continuous memory is very simple. It is just necessary to read the start address of the continuous memory from the driver and use this address instead of a self allocated user buffer for data transfer.

Function spcm_dwGetContBuf

This function reads out the internal continuous memory buffer (in bytes) if one has been allocated. If no buffer has been allocated the function returns a size of zero and a NULL pointer.

<pre>uint32 _stdcall spcm_dwGetContBuf_i64 drv_handle hDevice, uint32 dwBufType, void** ppvDataBuffer, uint64* pqwContBufLen);</pre>	<pre>// Return value is an error code // handle to an already opened device // type of the buffer to read as listed above under SPCM_BUF_XXXX // address of available data buffer // length of available continuous buffer</pre>
<pre>uint32 _stdcall spcm_dwGetContBuf_i64m</pre>	<pre>(// Return value is an error code</pre>
drv_handle hDevice,	// handle to an already opened device
uint32 dwBufType,	// type of the buffer to read as listed above under SPCM_BUF_XXXX
void** ppvDataBuffer,	// address of available data buffer
uint32* pdwContBufLenH,	// high part of length of available continuous buffer
uint32* pdwContBufLenL);	// low part of length of available continuous buffer

Please note that it is not possible to free the continuous memory for the user application.

Example

The following example shows a simple standard single mode data acquisition setup (for a card with 12/14/16 bit per resolution one sample equals 2 bytes) with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
int32 1Memsize = 16384;
                                                                                            // recording length is set to 16 kSamples
spcm_dwSetParam_i64 (hDrv, SPC_CHENABLE, CHANNEL0);
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_SINGLE);
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, lMemsize);
                                                                                               // only one channel activated
                                                                                            // set the standard single recording mode
                                                                                              // recording length in samples
spcm dwSetParam i64 (hDrv, SPC POSTTRIGGER, 8192);
                                                                                             // samples to acquire after trigger = 8k
// now we start the acquisition and wait for the interrupt that signalizes the end
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
// we now try to use a continuous buffer for data transfer or allocate our own buffer in case there's none
spcm_dwGetContBuf_i64 (hDrv, SPCM_BUF_DATA, &pvData, &qwContBufLen);
if (qwContBufLen < (2 * lMemsize))</pre>
     pvData = pvAllocMemPageAligned (lMemsize * 2); // assuming 2 bytes per sample
// read out the data
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 2 * lMemsize);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// \ldots Use the data here for analysis/calculation/storage
   delete our own buffer in case we have created one
    (qwContBufLen < (2 * 1Memsize))
     vFreeMemPageAligned (pvData, lMemsize * 2);
```

Abbreviations

Table 188: Abbreviations used throughout the Spectrum documents

Abbreviation	Long Name	Description
s	Second	
ms	Milli Second	1/1000 second; 1 ms is the time between two samples when running at 1 kS/s
us (µs)	Micro Second	1/1000000 second or 1/1000 milli second; 1 ms is the time between two samples when running at 1 MS/s
ns	Nano Second	1/100000000 second or 1/1000 micro second; 1 ns is the time between two samples when running at 1 GS/s
ps	Pico Second	1/10000000000 second or 1/1000 nano second
Sample		One sample represents one data word that has been acquired on the same time position. Each sample con- sist of either one byte (8 bit resolution) or two bytes (12, 14 and 16 bit resolution)
Byte		The smallest storage unit
, kB	Kilo Bytes	1024 (2^10) Bytes
MB	Mega Bytes	1024 x 1024 (2^20) Bytes
GB	Giga Bytes	1024 x 1024 x 1024 (2^30) Bytes
Hz	Hertz	1 Hertz is one event/sample per second
kHz	Kilo Hertz	1000 Hertz
MHz	Mega Hertz	1000000 Hertz or 1000 kHz
GHz	Giga Hertz	100000000 Hertz or 1000 MHz
kS/s	kilo Samples per Second	1000 samples per second
MS/s	Mega Samples per Second	1000 kilo samples (1000000 samples) per second
GS/s	Giga Samples per Second	1000 Mega samples (100000000 samples) per second
PCle	PCI Express	The PCI Express bus is a point to point connection allowing full speed for every single slot. The Express bus is freely scaling and is available with 1 lane (x1), 4 lanes (x4), 8 lanes (x8) and 16 lanes (x16)
PXI	PCI eXtensions for Instrumentation	Based on the CompactPCI 3U standard the PXI (PCI eXtensions for Instrumentation) enhancement was defined especially for the measurement user. In this specification additional lines for measurement purposes are defined.
PXIe	PXI Express	PXI Express or PXIe is a subset of the PXI standard that replaces PXI's parallel data bus with a high speed serial interface.
PLL	Phase Lock Loop	A clock device which generates a new clock phase-locked to a given reference clock.
.ED	Light-Emitting Diode	A semiconductor device that emits light and is often used as a status light or indicator.
API	Application Programming Interface	A type of software interface, offering a service to access/control specific hardware or other pieces of software.
CPU	Central Processing Unit	The central processor of a computer/PC system.
GPU	Graphics Processing Unit	An co-processor specifically tailored for fast and efficient and massively parallel calculations of certain data structures. Often, but not exclusively, located on a separate PCIe graphics card or co-processing card. s
CUDA	Compute Unified Device Architecture	A proprietary API for Nvidia GPUs to perform "general purpose" as in non-graphic related processing on GPUs rather than the CPU.
DMA	Direct Memory Access	A method to transfer data directly between a device (card) and PC memory.
rdma	Remote Direct Memory Access	A method to transfer data directly between two devices (cards).
RMA	Return Manufacturer Authorization	
	Waste Electrical and Electronic Equipment)	

WEEE Waste Electrical and Electronic Equipment)

List of Figures

Image 1: M2p Card Example	13
Image 2: M2p card and front panel for versions with one differential channel	14
Image 3: M2p card and front panel for versions with two differential channels	14
Image 4: M2p card and front panel for versions with two differential channels / four single-ended channels	14
Image 5: M2p card and front panel for versions with four differential channels	15
Image 6: M2p card and front panel for versions with four differential channels / eight single-ended channels	15
Image 7: M2p card with installed DigSMB digital option showing the 16 SMB connectors	13
Image 7 M2p card with installed DigSiMb algina option showing the 10 SMb connectors	10
Image 8: M2p card with installed DigFX2 digital option showing connectors and jumper locations for connection switching	
Image 9: M2p card with installed star-hub 16 in the extension version	
Image 10: M2p card backside with the Spectrum type plate and information	18
Image 11: Block Diagram of M2p.59xx showing the analog module (green), star-hub (red) and the components of the base card	19
Image 12: Installing M2p card into the slot	29
Image 13: Location of the M2p PCIe retention hook	30
Image 14: Installation of a M2p card with installed digital option in the PCIe slot	
Image 15: Installation of M2p Star-Hub synchronization cables	
Image 16: Star-Hub connector pin-1 marker	
Image 17: Windows Device Manager showing a new Spectrum card	34
Image 18: Spectrum Driver Installer Welcome Screen	
Image 19: Spectrum Driver Installer - Progress	
Image 20: Spectrum Driver Installer - finished	35
Image 21: Windows Device Manager showing properly installed Spectrum card	35
Image 22: Device Manager showing a new Spectrum card	39
Image 23: Spectrum Kernel Driver, API Library and Software structure	
Image 24: Spectrum Control Center Installer	41
Image 25: Spectrum Control Center showing detail card information	41
Image 26: Spectrum Control Center - entering an IP address for a NETBOX	42
Image 27: Spectrum Control Center: wake on LAN for a cached card	
Image 28: Netbox Monitor activation	
Image 29: Spectrum Control Center: detailed hardware information on installed card	44
Image 30: Spectrum Control Center - showing firmware information of an installed card	44
Image 31: Spectrum Control Center - showing firmware information of an installed card	4.5
Image 32: Spectrum Control Center - showing driver information details	
Image 33: Spectrum Control Center - adding a demo card to the sysstem	
Image 34: Spectrum Control Center - feature update, code entry	
Image 35: Spectrum Control Center - software license installe	
Image 36: Spectrum Control Center - running an on-board calibration	
Image 37: Spectrum Control Center - performing memory test	47
Image 38: Spectrum Control Center - running a transfer speed test of one card	47
Image 39: Spectrum Control Center - activate debug logging for support cases	
Image 40: Spectrum Control Center - using device mapping	
Image 41: Spectrum Control Center - doing a firmware update for one device	
Image 42: SBench 6 overview of main functionality with demo data	40
Image 42: Spench o overview of main functionality with aemo data	49
Image 43: Structure of the Delphi exmaples	58
Image 44: LabVIEW driver oscilloscope example	
Image 45: Spectrum MATLAB driver structure	
Image 46: GPU usage with SCAPP SDK: data transfer options	66
Image 47: Levels of differential signals in comparison to single-ended signals	77
Image 48: Spectrum API: using the input offset shifting to optimize the usage of the input range	
Image 49: Spectrum API: effects of different input offset setting	
Image 50: Acquisition cards: graphical overview of acquisition status and card command interaction	
Image 51: Generation cards: graphical overview of generation status and card command interaction	
Image 52: standard acquisition mode and pretrigger/posttrigger/trigger relation	
Image 53: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine	
Image 54: Overview of M2p clock structure with optional star-hub	98
Image 55: M2p card trigger engine overview with the different trigger sources and trigger outputs	. 102
Image 56: Trigger overview - trigger OR mask	
Image 57: trigger OR mask details	
Image 58: Trigger overview - trigger AND mask	
Image 59: trigger AND mask details	
Image 60: M2p trigger engine overview and delay trigger	
Image 61: trigger engine overview and external trigger	
Image 62: trigger engine overview and multi purpose trigger	
Image 63: trigger engine overview and channel trigger	
Image 64: overview block diagram of multi-purpose I/O lines	
Image 65: Spectrum API: compatibility trigger output register and settings behaviour	
Image 66: Drawing of Multiple Recording acquisition	
Image 67: drawing of Multiple Recording Acquisition with Timestamps	
Image 68: Drawing of Gated Sampling mode	
Image 69: Drawing of Gated Sampling mode and Timestamp positions	
Image 70: Drawing of ABA mode usage and sampling rate differences	. 154

Image 71: Overview of acquisition data, ABA data and timestamp data DMA transfer	1.57
Image 72: Drawing of ABA mode	
Image 73: drawing of timestamp acquisition in standard mode in relation to card start and trigger detection	
Image 74: drawing of timestamp acquisition in start-reset mode in relation to card start and trigger detection	
Image 75: drawing of timestamp acquisition in refclock mode in relation to card start and trigger detection	
Image 76: Overview of acquisition data, ABA data and timestamp data DMA transfer	
Image 77: drawing of Multiple Recording Acquisition with Timestamps	
Image 78: Drawing of Gated Sampling mode and Timestamp positions	171
Image 79: Drawing of ABA mode	
Image 80: overview block diagram of multi-purpose I/O lines and pulse generators	173
Image 81: overview block diagram of the pulse generator	
Image 82: timing diagram illustrating the basic pulse parameters	175
Image 83: timing diagram illustrating delaying a pulse generator output	176
Image 84: timing diagram illustrating the pulse generator triggered output mode	177
Image 85: timing diagram illustrating the pulse generator single-shot triggered output mode	177
Image 86: timing diagram illustrating the pulse generator gated output mode	177
Image 87: Drawing of star-hub clock engine location and interaction with card clock	181
Image 88: Overview of remote server option interaction in comparison to NETBOX devices	
Image 89: Windows screenshot: finding a remote Spectrum device like digitizerNETBOX	
Image 90: The standard 40-pole flat ribbon cable used tor digital connection	192
Image 91: location of pin1 on the standard 40-pole flat ribbon cable	
Image 92: IDC connector pinning of standard digital connection	
Image 93: IDC connector marking of pin 1	
Image 94: electrical connection and termination of multi-purpose I/O lines	
Image 95: electrical connection of additional I/O lines on connection DigFX2	
Image 96: electrical connection of additional I/O lines on connection DigSMB	
Image 97: electrical connection of additional I/O lines on connection DigBNC (digitizerNETBOX)	195
Image 98: Electrical interfacing of clock connections between M2p and M4i cards	
Image 99: status LED on bracket	
Image 100: setting up continuous memory buffer in Spectrum Control Center	201

List of Tables

Table 1: Symbols and Safety Labels	
Table 2: Packing List Table 3: list of C/C++ header files in driver	
Table 4: C/C++ type declarations for drivers and examples	
Table 5: C/C++ type naming convention throughout drivers and examples	
Table 6: Spectrum driver API functions overview and differentiation between 32 bit and 64 bit registers	54
Table 7: Spectrum API: Command register and basic commands	
Table 8: Spectrum API: Card Type Register	. 70
Table 10: Spectrum API: Register for hardware and PCB versions of standard card	70
Table 11: Spectrum API: Registers of hardware and PCB version of optional extension card Table 12: Spectrum API: Registers of hardware and PCB version of optional digital extension module	. / I
Table 12: Spectrum API: Register overview of firmware versions	71
Table 14: Spectrum API: Register overview of reading current firmware	. 71
Table 15: Spectrum API: production date register	
Table 16: Spectrum API: calibration date register	72
Table 17: Spectrum API: hardware serial number register	
Table 18: Spectrum API: maximum sampling rate register	72
Table 19: Spectrum API: installed memory registers. 32 bit read is limited to a maximum of 1 GByte	72
Table 20: Spectrum API: Feature Register and available feature flags Table 21: Spectrum API: Extended feature register and available extended feature flags	/3 72
Table 21: Spectrum API: Extended rediure register and available extended rediure hags	. / 3
Table 23: Spectrum API: register card function type and possible types	
Table 24: Spectrum API: register driver type information and possible driver types	
Table 25: Spectrum API: driver version read register	. 74
Table 26: Spectrum API: kernel driver version read register	74
Table 27: Spectrum API: custom modification register and different bitmasks to split the register in various hardware parts	
Table 28: Spectrum API: command register and reset command	. 75
Table 29: Spectrum API: channel enable register: used to select the channels for the next acquisition/generation	/6
Table 30: Spectrum API: channel count register to read back the number of currently activated channels Table 31: Spectrum API: registers for differential mode setup, card with multiplexed channels (one differential or two single-ended)	//
Table 31: Spectrum API: registers for differential mode setup, card with multiplexed channels (one differential or two single-ended) Table 32: Spectrum API: registers for differential mode setup, card with multiplexed channels (one differential or one single-ended)	
Table 32: Spectrum API: input range register and available input range settings	
Table 34: Spectrum API: register to read number of input ranges	
Table 35: Spectrum API: registers to read the input ranges	79
Table 36: Spectrum API: input offset registers	80
Table 37: Spectrum API: registers to read out the possible input offset settings range	
Table 38: Spectrum API: register table for input termination settings	. 81
Table 39: Spectrum API: automatic offset compensation register and valid register settings	. 81
Table 40: Spectrum API: loading and storing calibration values to the EEPROM Table 41: Spectrum API: readout register for analog input features with list of all possible input features	
Table 41: Spectrum API: readour register for analog input reatures with list of all possible input reatures Table 42: Spectrum API: card mode and read out of available card mode software registers	
Table 43: Spectrum API: possible values for the card mode register. Description of the different card modes	. 03
Table 44: Spectrum API: card command register and different commands with descriptions	
Table 45: Spectrum API: timeout definition register	
Table 46: Spectrum API: card status register and possible status values with descriptions of the status	85
Table 47: Spectrum API: memory test register	
Table 48: Spectrum API: Command register and commands for DMA transfers	88
Table 49: Spectrum API: status register and status codes for DMA data transfer	
Table 50: Spectrum API: card mode register and standard single mode setup Table 51: Spectrum API: memory size and posttrigger registers for standard single mode	
Table 51: Spectrum API: card mode register and standard FIFO mode setup	. 07 QA
Table 53: Spectrum API: setup registers for standard FIFO mode	
Table 54: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes	
Table 55: Spectrum API: registers for DMA buffer handling	93
Table 56: Spectrum API: content of DMA buffer handling registers for different use cases	
Table 57: Spectrum API: overview of data organization in memory for different channel configurations	
Table 58: Spectrum API: data organization for different digital input option configurations	96
Table 59: Spectrum API: clock mode register and available clock modes	
Table 60: Spectrum API: clock mode software register and setting Table 61: Spectrum API: samplerate software register	
Table 62: Spectrum API: clock output and clock output frequency register	
Table 63: Spectrum API: clock oversampling readout register	
Table 64: Spectrum API: software clock mode register and external clock settings	
Table 65: Spectrum API: clock termination software register	100
Table 66: Spectrum API: clock threshold software registers and available range therefore	100
Table 67: Spectrum API: clock mode software register and external reference clock	
Table 68: Spectrum API: reference clock software register	
Table 69: Spectrum API: clock threshold software registers and available range therefore	
Table 70: Spectrum API: external trigger OK mask related software register and available settings	
and a second state of the second seco	. 04

Table 72: Spectrum API: external trigger AND mask related software register and available settings	105
Table 73: Spectrum API: channel trigger AND mask related software register and available settings	
Table 74: Spectrum API: software register and register setting for software trigger	
Table 75: Spectrum API: command register and force trigger command	106
Table 76: Spectrum API: command register and trigger enable/disable command	
Table 77: Spectrum API: delay trigger software registers and programmable settings Table 77: Spectrum API: delay trigger software registers and programmable settings	106
Table 78: Spectrum API: trigger holdoff related registers and settings for these Table 79: Spectrum API: trigger counter register and register return values	
Table 79: Spectrum API: migger counter register and register return values	10/
Table 81: Spectrum API: trigger or mask and setup for external trigger	108
Table 82: Spectrum API: register for controlling analog trigger input termination	108
Table 83: Spectrum API: software registers for external trigger levels	109
Table 84: Spectrum API: software registers to program external trigger	
Table 85: Spectrum API: trigger mode register and settings for positive edge external trigger	109
Table 86: Spectrum API: trigger mode register and settings for negative edge external trigger	109
Table 87: Spectrum API: trigger mode register and settings for positive and negative edges external trigger	
Table 88: Spectrum API: trigger mode register and settings for high level external trigger	
Table 89: Spectrum API: trigger mode register and settings for low level external trigger	
Table 90: Spectrum API: trigger mode register and settings for long positive pulses on the external trigger input	
Table 91: Spectrum API: trigger mode register and settings for long negative pulses on the external trigger input	
Table 92: Spectrum API: trigger mode register and settings for short positive pulses on the external trigger input	
Table 93: Spectrum API: trigger mode register and settings for short negative pulses on the external trigger input	
Table 94: Spectrum API: register for reading out the maximum available value for pulse length detection using pulse-width trigger	
Table 95: Spectrum API: external logic trigger registers and settings for them	
Table 96: Spectrum API: trigger OR mask register an settings for external logic trigger	
Table 97: Spectrum API: trigger mode register and settings for positive TTL edge trigger	
Table 98: Spectrum API: trigger mode register and settings for high level TTL trigger	
Table 99: Spectrum API: trigger mode register and settings for negative TTL edge trigger Table 100: Spectrum API: trigger mode register and settings for low level TTL trigger	
Table 100: Spectrum API: trigger mode register and settings for positive and negative TTL edge trigger	
Table 101: Spectrum API: trigger mode register and settings for DIL on long high pulses trigger	
Table 102: Spectrum API: trigger mode register and settings for TL on short high pulses trigger	
Table 104: Spectrum API: trigger mode register and settings for TTL on long low pulses trigger	
Table 105: Spectrum API: trigger mode register and settings for TTL on short low pulses trigger	116
Table 106: Spectrum API: register for reading the maximum value for defining external pulse length using pulsewidth trigger	116
Table 107: Spectrum API: channel trigger OR mask register	117
Table 108: Spectrum API: channel trigger register and available settings for these	
Table 109: Spectrum API: channel trigger level registers	
Table 110: Spectrum API: standard input ranges and representation of trigger level settings in voltage	
Table 111: Spectrum API: trigger level count register	
Table 112: Spectrum API: channel trigger OR mask register	
Table 113: Spectrum API: XIO lines and mode software registers with their available settings	
Table 114: Spectrum API: asynchronous I/O register and register settings	
Table 115: Spectrum API: digital input options registers	
Table 116: Spectrum API: data organization for different digital input option configurations	
Table 117: Spectrum API: mode registers for XIO lines on additional digital I/O module and their settings	
Table 118: Spectrum API: registers for synchronous digital inputs Table 118: Spectrum API: registers for synchronous digital inputs	132
Table 119: Spectrum API: data organization for different digital input option configurations	
Table 120: Sample format of analog samples in combination with digital input channels	
Table 122: Spectrum API: card mode register and multiple recording settings	
Table 123: Spectrum API: memory and loop registers with related multiple recording settings	
Table 124: Spectrum API: card mode register and multiple replay FIFO mode settings	
Table 125: Spectrum API: loops register settings when using Multiple Replay FIFO mode	
Table 126: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes	137
Table 127: Spectrum API: registers and settings for Gated Sampling mode	140
Table 128: Spectrum API: card mode register and settings for Gated Sampling standard mode	140
Table 129: Spectrum API: memsize and loops register and register settings for Gated Replay mode	
Table 130: Spectrum API: card mode register and Gated Sampling FIFO mode settings	
Table 131: Spectrum API: Gated Sampling FIFO mode loops register settings	140
Table 132: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes	
Table 133: Spectrum API: gate end alignement in Gated Sampling mode	142
Table 134: Spectrum API: external analog trigger registers	
Table 135: Spectrum API: trigger mode register and settings for positive edge external trigger	
Table 136: Spectrum API: trigger mode register and settings for negative edge external trigger Table 136: Spectrum API: trigger mode register and settings for negative edge external trigger	143
Table 137: Spectrum API: trigger mode register and settings for HIGH level external trigger	
Table 138: Spectrum API: trigger mode register and settings for LOW level external trigger	
Table 139: Spectrum API: trigger mode register and settings for long positive pulses for external trigger input Table 140: Spectrum API: trigger mode register and settings for long negative pulses for external trigger input	144 145
Table 140: Spectrum API: trigger mode register and settings for long negative pulses for external trigger input Table 141: Spectrum API: trigger mode register and settings for positive TTL edge trigger	
Table 141: Spectrum API: trigger mode register and settings for high-level TTL trigger	
Table 142: Spectrum API: trigger mode register and settings for negative TTL lagger Table 143: Spectrum API: trigger mode register and settings for negative TTL edge rigger	
Table 1-te. opearent / an ingger mode register and sentings for negative fite eage figger	+J

Table 144: Spectrum API: trigger mode register and settings for low-level TTL trigger	146
Table 145: Spectrum API: trigger mode register and settings for long high-pulses trigger	
Table 146: Spectrum API: trigger mode register and settings for long low-pulses trigger	
Table 147: Spectrum API: channel trigger OR mask register	
Table 148: Spectrum API: ABA settings restigerts	
Table 149: Pre-trigger, post-trigger and memory size limits for the different channel activations and acquisition modes	155
Table 150: Spectrum API: extra DMA commands (ABA and Timestamp)	157
Table 151: Spectrum APUI: extra DMA status (ABA and Timestamp).	
Table 152: Spectrum API: ABA and Timestamp DMA buffer handling registers	
Table 153: Spectrum API: timestamp command register and ABA mode settings	
Table 154: Spectrum API: timestamp related register and available timestamp commands	
Table 155: Spectrum API: timestamp commands for standard mode	163
Table 156: Spectrum API: timestamp commands for star-reset mode	164
Table 157: Spectrum API: timestamp commands for refclock mode	164
Table 158: Spectrum API: extra DMA commands (ABA and Timestamp)	165
Table 159: Spectrum APUI: extra DMA status (ABA and Timestamp)	
Table 160: Spectrum API: ABA and Timestamp DMA buffer handling registers	166
Table 161: timestamp data format depending on the selected timestamp acquisition mode	
Table 162: extended timestamp data format depending on the selected timestamp acquisition mode	
Table 163: timestamp extended data word format depending on the selected acquisition features	169
Table 164: Spectrum API: timestamp command register and settings for different timestamp data formats	
Table 165: Spectrum API: gate end alignement in Gated Sampling mode	170
Table 166: Spectrum API: timestamp command register and ABA mode settings	
Table 167: Spectrum API: pulse generator clock frequency read register	174
Table 168: Spectrum API: pulse generator enable registers	175
Table 169: Spectrum API: pulse generator length/period register	175
Table 170: Spectrum API: pulse generator HIGH time registers	175
Table 171: Spectrum API: pulse generator loops/pulse repetition registers	176
Table 172: Spectrum API: pulse generator delay/phase shift registers	
Table 173: Spectrum API: pulse generator mode registers with their available settings	
Table 174: Spectrum API: pulse generator trigger MUX1 registers with their available settings	177
Table 175: Spectrum API: pulse generator trigger MUX2 registers with their available settings	178
Table 176: Spectrum API: pulse generator command register for trigger forcing by software	178
Table 177: Spectrum API: pulse generator additional configuration registers with the available settings	
Table 178: Spectrum API: XIO lines and mode software registers with their reduced to the settings required for outputting pulses	179
Table 179: Spectrum API: star-hub related registers for reading detected connections	182
Table 180: Spectrum API: synchronization enable mask register	183
Table 181: Spectrum API: star-hub synchronization commands	185
Table 182: Spectrum API: driver error codes and error description	190
Table 183: digital connector and cable: relation between the card connector pin and the IDC pin and the signal	
Table 184: Spectrum API: temperature sensor registers	197
Table 185: 59xx card typical temperatures and limits	197
Table 186: color coding of the status LED	
Table 187: Spectrum API: enabling card identification mode for status LED	198
Table 188: Abbreviations used throughout the Spectrum documents	203



SPECTRUM INSTRUMENTATION

Spectrum Instrumentation GmbH

Ahrensfelder Weg 13-17 | 22927 Grosshansdorf | Germany Phone +49 (0)4102-6956-0 | Fax +49 (0)4102-6956-66 info@spec.de



Spectrum Instrumentation Corp

401 Hackensack Ave, 4th Floor | Hackensack, NJ 07601 | USA Phone +1 (201) 562-1999 | Fax +1 (201) 342-7598 sales@spectrum-instrumentation.com

