54AC/74AC708 • 54ACT/74ACT708

64 x 9 First-In, First-Out Memory

Description

The 'ACI'ACT708 is an expandable first-in, first-out memory organized as 64 words by 9 bits. An 85 MHz shift-in and 60 MHz shift-out data rate make it ideal for high-speed applications. It uses a dual port RAM architecture with pointer logic to achieve the high speed with almost negligible fall-through time.

Separate Shift-In (SI) and Shift-Out (SO) clocks control the use of synchronous or asynchronous write or read. Other controls include a Master Reset (MR) and Output Enable (OE) for initializing the internal registers and allowing the data outputs to be 3-stated. Input Ready (IR) and Output Ready (OR) signal when the FIFO is ready for I/O operations. The status flags HF and FULL indicate when the FIFO is full, empty or half full.

The FIFO can be expanded to increase the depth by cascading or to provide different word lengths by tying off unused data inputs.

- 64-Words by 9-Bit Dual Port RAM Organization.
- 85 MHz Shift-In, 60 MHz Shift-Out Data Rate with
- Flags, Typical 'ACT708
- Expandable in Word Depth and Width Dimensions
- ACT708 has TTL-Compatible Inputs
- Asychronous or Synchronous Operation
- Asynchronous Master Reset
- Outputs Source/Sink 8 mA
- 3-State Outputs
- Full ESD Protection
- Output and Input Pins Directly in Line for Easy Board Layout
- TRW 1030 Work-Alike Operation Available

Applications


- High-Speed Disk or Tape Controllers
- A/D Output Buffers
- High-Speed Graphics Pixel Buffer
- Video Time Base Correction
- Digital Filtering


Ordering Code: See Section 6

Connection Diagrams


_		_
FULL 1	\bigcirc	28 VCC
HF 2		27 MR
IR 3		26 SO
SI 4		25 OR
D0 5		24 00
D1 6		23 01
D2 7		22 02
D3 8		21 03
D4 9		20 04
D5 10		19 05
D6 11		18 O6
D7 12		17 07
D8 13		16 O8
GND 14		15 OE

Pin Assignment for DIP and Flatpak





Block Diagram



5

Functional Description

Inputs

Data Inputs (D0 - D8) Data inputs for 9-bit wide data are TTL-compatible ('ACT708). Word width can be reduced by tying unused inputs to ground and leaving the corresponding outputs open.

Reset (MR)

Reset is accomplished by pulsing the $\overline{\text{MR}}$ input LOW. During normal operation $\overline{\text{MR}}$ is HIGH. A reset is required after power up to guarantee correct operation. On reset, the data outputs go LOW, IR goes HIGH, OR goes LOW, HF and FULL go LOW. During reset, both internal read and write pointers are set to the first location in the array.

Shift-In (SI)

Data is written into the FIFO by pulsing SI HIGH. When Shift-In goes HIGH, the data is loaded into an internal data latch. Data setup and hold times need to be adhered to with respect to the falling edge of SI. The write cycle is complete after the falling edge of SI. The shift-in is independent of any ongoing shift-out operation. After the first word has been written into the FIFO, the falling edge of SI makes HF go HIGH, indicating a nonempty FIFO. The first data word appears at the output after the falling edge of SI. After half the memory is filled, the next rising edge of SI makes FULL go HIGH indicating a half-full FIFO. When the FIFO is full, any further shift-ins are disabled.

When the FIFO is empty and \overline{OE} is LOW, the falling edge of the first SI will cause the first data word just shifted-in to appear at the output, even though SO may be LOW.

Shift-Out (SO)

Data is read from the FIFO by the Shift-Out signal provided the FIFO is not empty. SO going HIGH causes OR to go LOW indicating that output stage is busy. On the falling edge of SO, new data reaches the output after propagation delay to. If the last data has been shifted-out of the memory, OR continues to remain LOW, and the last word shifted-out remains on the output pins.

Output Enable (OE)

OE LOW enables the 3-state output buffers. When OE is HIGH, the outputs are in a 3-state mode.

Outputs

Data Outputs ($O_0 - O_0$) Data outputs are enabled when \overline{OE} is LOW and in the 3-state condition when \overline{OE} is HIGH.

Input Ready (IR)

IR HIGH indicates data can be shifted-in. When SI goes HIGH, IR goes LOW, indicating input stage is busy. IR stays LOW when the FIFO is full and goes HIGH after the falling edge of the first shift-out.

Output Ready (OR)

OR HIGH indicates data can be shifted-out from the FIFO. When SO goes HIGH, OR goes LOW, indicating output stage is busy. OR is LOW when the FIFO is reset or empty and goes HIGH after the falling edge of the first shift-in.

Half-Full (HF)

This status flag along with the FULL status flag indicates the degree of fullness of the FIFO. On reset, HF is LOW; it rises on the falling edge of the first SI. The rising edge of the SI pulse that fills up the FIFO makes HF go LOW. Going from the empty to the full state with SO LOW, the falling edge of the first SI causes HF to go HIGH, the rising edge of the 33rd SI causes FULL to go HIGH, and the rising edge of the 64th SI causes HF to go LOW.

When the FIFO is full, HF is LOW and the falling edge of the first shift-out causes HF to go HIGH indicating a "non-full" FIFO.

Full Flag (FULL)

This status flag along with the HF status flag indicates the degree of fullness of the FIFO. On reset, FULL is LOW. When half the memory is filled, on the rising edge of the next SI, the FULL flag goes HIGH. It remains set until the difference between the write pointer and the read pointer is less than or equal to one-half of the total memory of the device. The FULL flag then goes LOW on the rising edge of the next SO.

Status Flags Truth Table

HF	FULL	Status Flag Conditions
0	0	Empty
0	1	Full
1	0	<32 Locations Filled
1	1	≥32 Locations Filled

Reset Truth Table

	Inputs	5			Outp	uts	
MR	SI	SO	IR	OR	HF	FULL	Oo - Oa
1	х	х	х	х	х	X	х
0	Х	х	1	0	0	0	0

Modes of Operation


Mode 1: Shift In Sequence for FIFO Empty to Full

Sequence of Operation

- 1. Input Ready is initially HIGH; HF and FULL flags are LOW. The FIFO is empty and prepared for valid data. OR is LOW indicating that the FIFO is not yet ready to output data.
- 2. Shift-In is set HIGH, and data is loaded into the FIFO. Data has to be settled ts before the falling edge of SI and held th after.



- 3. Input Ready (IR) goes LOW propagation delay tra after SI goes HIGH: input stage is busy.
- 4. Shift-In is set LOW; IR goes HIGH indicating the FIFO is ready for additional data. Data just shifted-in arrives at output propagation delay toD5 after SI falls. OR goes HIGH propagation delay tion after SI goes LOW, indicating the FIFO has valid data on its outputs. HF goes HIGH propagation delay tiε after SI falls, indicating the FIFO is no longer empty.
- 5. The process is repeated through the 64th data word. On the rising edge of the 33rd SI, FULL flag goes HIGH propagation delay tiHF after SI, indicating a half-full FIFO. HF goes LOW propagation delay tiF after the rising edge of the 64th pulse indicating that the FIFO is full. Any further shift-ins are disabled.



Note: SO and OE are LOW; MR is HIGH.

5

Mode 2: Master Reset

Sequence of Operation

- Input and Output Ready, HF and FULL can be in any state before the reset sequence with Master Reset (MR) HIGH.
- 2. Master Reset goes LOW and clears the FIFO, setting up all essential internal states. Master Reset must be LOW pulse width tMRW before rising again.
- 3. Master Reset rises.

- 4. IR rises (if not HIGH already) to indicate ready to write state recovery time tMRIRH after the falling edge of MR. Both HF and FULL will go LOW indicating an empty FIFO, occurring recovery times tMRE and tMRO respectively after the falling edge of MR. OR falls recovery time tMRORL after MR falls. Data at outputs goes LOW recover time tMRONL after MR goes LOW.
- 5. Shift-In goes HIGH a minimum of recovery time tMRSIH after $\overline{\text{MR}}$ goes HIGH.




Figure 2: Modes of Operation Mode 2


Mode 3: With FIFO Full, Shift-In Is Held HIGH in Anticipation of an Empty Location

Sequence of Operation

- 1. The FIFO is initially full and Shift-In goes HIGH. OR is initially HIGH. Shift-Out is LOW. IR is LOW.
- 2. Shift-Out is pulsed HIGH, Shift-Out pulse propagates and the first data word is latched on the rising edge of SO. OR falls on this edge. On the falling edge of SO, the second data word appears after propagation delay to. New data is written into the FIFO after SO goes LOW.
- 3. Input Ready goes HIGH fall-through time tFT after the falling edge of SO. Also, HF goes

HIGH tor after SO falls, indicating that the FIFO is no longer full.

- 4. IR returns LOW pulse width tip after rising and shifting fresh data in. Also, HF returns LOW pulse width tis after rising, indicating the FIFO is once more full.
- 5. Shift-In is brought LOW to complete the shift-in process and maintain normal operation.




Note: MR and FULL are HIGH; OE is LOW.

Figure 4: Modes of Operation

Mode 4: Shift-Out Sequence, FIFO Full to Empty

Sequence of Operation

- 1. FIFO is initially full and OR is HIGH, indicating valid data is at the output. IR is LOW.
- 2. SO goes HIGH, resulting in OR going LOW propagation delay ton after SO rises. OR LOW indicates output stage is busy.
- 3. SO goes LOW, new data reaches output propagation delay to after SO falls; OR goes HIGH propagation delay tor after SO falls and HF rises propagation delay tor after SO falls. IR rises fall-through time trt after SO falls.
- 4. Repeat process through the 64th SO pulse. FULL flag goes LOW propagation delay toher after the rising edge of 33rd SO, indicating that the FIFO is less than half full. On the falling edge of the 64th SO, HF goes LOW propagation delay toe after SO, indicating the FIFO is empty. The SO pulse may rise and fall again with an attempt to unload an empty FIFO. This results in no change in the data on the outputs as the 64th word stays latched.




Note: SI and OE are LOW; MR is HIGH; Do - Ds are immaterial.

Mode 5: With FIFO Empty, Shift-Out is Heid HIGH in Anticipation of Data

Sequence of Operation

- 1. FIFO is initially empty; Shift-Out goes HIGH.
- 2. Shift-In pulse loads data into the FIFO and IR falls. HF rises propagation delay tx1 after the falling edge of SI.
- 3. OR rises fall-through time tFTO after the falling edge of Shift-In, indicating that new data is ready to be output.
- 4. Data arrives at output propagation delay tops after the falling edge of Shift-In.
- 5. OR goes LOW pulse width top after rising and HF goes LOW pulse width tx3 after rising, indicating that the FIFO is empty once more.
- 6. Shift-Out goes LOW, necessary to complete the Shift-Out process.



Note: FULL is LOW; MR is HIGH; OE is LOW; tbor = trto - tobs. Data output transition---valid data arrives at output stage tbor after OR is HIGH.


Mode 6: Shift-In Operation in High-Speed Burst Mode

Sequence of Operation

- 1. Shift-In goes HIGH, loading data into the FIFO. IR is ignored.
- 2. Shift-in goes LOW pulse width thigh time later, loading is complete.
- 3. Shift-In rises again for the second load pulse width tLow after the falling edge.

The burst-in rate is determined by SI HIGH and LOW. Data is shifted-in, ignoring the IR flag. Any SI after the FIFO is filled up will be ignored.

Figure 6: Modes of Operation Mode 6




Note: \overline{MR} is HIGH; thigh>tsih; tLow>tsil; thigh + tLow $\ge 1/fBI$.

Mode 7: Shift-Out Operation in High Speed Burst Mode

Sequence of Operation

- 1. Shift-Out is LOW; valid data is available on output with OR ignored.
- 2. Shift-Out rises; data out is latched.

Figure 7: Modes of Operation Mode 7



The Burst-out rate is determined by minimum SO HIGH and LOW. The OR flag is ignored.

3. Shift-Out falls; new data is loaded onto output.

Note: OE is LOW; MR is HIGH; thigh>tson; tLow>tsol; thigh + tLow≥ 1/fBO.

FIFO Expansion

Word Width Expansion


Word width can be increased by connecting the corresponding input control signals of multiple devices. Flags can be monitored on any one device (Figure 8), or composite flag signals can be achieved by ANDing the corresponding flags.


Depth Expansion

Depth Expansion can be achieved by connecting as shown in Figure 9. No external circuitry is required for handshaking, which is achieved by the internal FIFO signals IR and OR.


When n FIFOs are cascaded to attain a 64n-word FIFO, the SI signal is connected to the first FIFO and the SO signal to the nth FIFO. The IR and OR signals are monitored from the first and last FIFOs respectively. The IR signal from each FIFO is connected to its preceding SO signal:

Figure 8: Word Width Expansion - 64 x 18 FIFO





FIFO1 operates in Mode 5 during Shift-In until FIFO2 is filled. FIFO2 operates in Mode 3 during Shift-Out until FIFO1 is empty. Data from FIFO1 is written into FIFO2 after a word is read from FIFO2. To achieve this, the OE pin is grounded for FIFO1. In general, for n FIFOs, all OE pins except the nth FIFO's OE pin are enabled. 3-state control of the outputs can be achieved by controlling the nth FIFO's OE pin.




5

Note: Monitor flags from any one FIFO, or AND the corresponding flags to obtain a composite signal.

MR FULL2 FULL1 HF1 HF2 IR so IR SO SI OR OR SI Do Do 00 00 01 D1 01 D1 FIF02 FIF01 02 D2 D2 Oz 03 04 D3 D3 03 D4 04 D4 D5 05 D5 05 06 O6 Ds De 07 D7 07 D7 Ds Oa De Os OE 0E

Figure 9: Depth Expansion Mode — 128 x 9 FIFO





Note: The numbers for SI and SO indicate the pulse numbers. The numbers for data in and data out indicate data words: 1 is first data word, 2 is second data word, etc.

Symbol	Parameter	100 000 000	C/ACT	54AC/ACT	74AC/ACT	Units	Conditions
Symbol .	ralameter	Тур		Guaranteed	Limit	0	
lin	Maximum Input Current		0.1	10.0	1.0	μA	Vcc = Max Vin = Vcc
loz	Maximum 3-State Current		0.5	10.0	5.0	μA	High Z, Vcc = Max Vout = 0 to Vcc
Icco	Supply Current, Quiescent	50.0	2.0	10.0	10.0	mA	Vcc = Max, Vin = 0 V
ICCD	Supply Current, 20 MHz Loaded	325		150	150	mA	Vcc = Max, f = 20 MHz Test Load: See Note 1
		4.49	4.4	4.4	4.4	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OUT} = 20 \ \mu\text{A},$ $V_{CC} = 4.5 \ V$
Vон	Minimum HIGH Level Output	5.49	5.4	5.4	5.4	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OUT} = 20 \ \mu\text{A},$ $V_{CC} = 5.5 \ V$
			3.86	3.70	3.76	v	IOH = -8 mA, VCC = 4.5 V
			4.86	4.70	4.76	v	IOH = -8 mA, Vcc = 5.5 V
		0.001	0.1	0.1	0.1	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OUT} = 20 \ \mu\text{A},$ $V_{CC} = 4.5 \ V$
Vol	Maximum HIGH Level Output	0.001	0.1	0.1	0.1	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OUT} = 20 \ \mu\text{A},$ $V_{CC} = 5.5 \ \text{V}$
			0.32	0.4	0.37	v	IOL = 8 mA, VCC = 4.5 V
			0.32	0.4	0.37	v	IOL = 8 mA, Vcc = 5.5 V
IOLD	Minimum Dynamic Output Current			32	32	mA	Vcc = 5.5 V Vold = 2.2 V
ЮНD	Minimum Dynamic Output Current			- 32	- 32	mA	Vcc = 5.5 V Vонр = 3.3 V

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Note 1: Test Load 50 pF, 500 ohm to Ground

AC Characteristics

				74AC		5	4AC	74	AC		
Symbol	Parameter	Vcc* (V)		.=+25 ⊾=50 p		to +	– 55°C 125°C 50 pF	to +	- 40°C 85°C 50 pF	Units	Fig No
			Min	Тур	Max	Min	Max	Min	Max		
tplн, tpнl	Propagation Delay, tir	3.3 5.0		8.5 5.5						ns	1
tplh .	Propagation Optaty tills SI to > HF	3.3 5.0		13.0 9.5						ns	1
tрнL	Propagation Oelay, tu SI to Full Condition	3.0		13.0 9.5						ns	1
t₽∟H	Propagation Delay tur SI to Not Empty	3.3 5.9	>	12.5 9.0						ns	1
tplH	Propagation Delay, tion	30		713.0			. Ya ta ma			ns	1
tр∟н	Recovery Time, tMRIRH MR to IR	3.3 5.0	T	110						ns	2
tphL	Recovery Time, tMRORL	3.3 5.0	~	20.0	1//	1				ns	2
tрнL	Recovery Time, tmro MR to Full Flag	3.3 5.0		9.5 7.0		Ħν	$\overline{)}$			ns	2
tPHL	Recovery Time, tMRE MR to HF Flag	3.3 5.0		20.0 15.0		$ \langle \rangle$	\triangleleft		_	ns	2
tphl	Recovery Time, tMRONL MR to On, LOW	3.3 5.0		11.0 8.0			T,	$\langle \langle \rangle$	Dr	ns	2
tw	IR Pulse Width, tip	3.3 5.0		38.0 28.0				4		100	3
tw	HF Pulse Width, t3F	3.3 5.0		40.0 30.0						ns	3
TPHL, TPLH	Propagation Delay, to SO to Data Out	3.3 5.0		23.0 17.0						ns	4
tPHL	Propagation Delay, tонғ SO to <hf< td=""><td>3.3 5.0</td><td></td><td>11.0 8.0</td><td></td><td></td><td></td><td></td><td></td><td>ns</td><td>4</td></hf<>	3.3 5.0		11.0 8.0						ns	4
tрLн	Propagation Delay, tor SO to Not Full	3.3 5.0		15.0 11.0						ns	4
IPLH, tPHL	Propagation Delay, tor SO to OR	3.3 5.0		9.5 7.0						ns	4

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

5

				74AC		5	4AC	74	AC		
Symbol	Parameter	Vcc* (V)		k = + 25 k = 50 p		to +	– 55°C - 125°C = 50 pF	to +	– 40°C 85°C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max	Min	Max		
tplH	Propagation Delay, toE SO to Empty	3.3 5.0		12.5 9.0						ns	4
tрн∟, tр∟н	Propagation Delay, tops SI to New Data Out	3.3 5.0		22.0 16.0						ns	1, 5
tplH	Propagation Delay, tx1	3.3 5.0		13.0 9.5						ns	5
tplH	Propagation Belay) thor OR HIGH to Data Out	3.3 5.0		-11.5						ns	5
tрLH	Fall-Through Time, 7-TO SI to OR	3.8	>	16.0 11.5						ns	5
tw	OR Pulse Width, top	8.3 5.0		23.0						ns	5
tw	HF Pulse Width, tx3	3.3 5.0	\Box	20.0 190						ns	5
tplH	Fall-Through Time, tFT SO to IR	3.3 5.0	$\langle \rangle$	18.5	11	1				ns	3
tPZL	Output Enable OE to On	3.3 5.0		7.5 5.5	\Box	11				ns	3-8
tplz	Output Disable OE to On	3.3 5.0		6.0 4.5		V	\triangleleft	/ /		ns	3-8
tрzн	Output Enable OE to On	3.3 5.0		9.0 6.5			V	\bigvee),	ns	3-7
tрнz	Output Disable OE to On	3.3 5.0		9.0 6.5				\langle	7)	08	3-7
fsi	Maximum SI Clock Frequency	3.3 5.0		60 85					$\neg \downarrow$	MHz	1
fso	Maximum SO Clock Frequency	3.3 5.0		50 60						MHz	4
fвo	Maximum Clock Frequency SO Burst Mode	3.3 5.0		55 65						MHz	7
fвı	Maximum Burst-In Clock	3.3 5.0		60 85						MHz	6

AC Characteristics, cont'd

*Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

			74	AC	54AC	74AC		
Symbol	Parameter	Vcc* (V)	TA = + CL = 5	-25°C 50 pF	TA = - 55°C to + 125°C CL = 50 pF	TA = -40 °C to +85 °C CL = 50 pF	Units	Fig. No.
4	MON		Тур		Guaranteed M	Ainimum		
tw	SI Pulle Width, thin	3.3	4.0 1.5				ns	1, 6
tw	SI Pulse Width, tst.	3.3 5.0	1.5	7~			ns	1, 6
ts	Setup Time, HIGH or LOW, Dn to SI	9.8 5.0	7.0	V/I	10-		ns	1
th	Hold Time, HIGH or LOW, Dn to SI	3.3 5.0	3.0 1.5	17	(//V/	6.	ns	1
tw	MR Pulse Width, tmrw	3.3 5.0	17.0 13.0		VZ	\$1/0		2
trec	Recovery Time, tMRSIH	3.3 5.0	7.0 4.0			UUT	na	2
tw	SO Pulse Width, tsoн HIGH	3.3 5.0	4.5 2.0				Uns	4, 7
tw	SO Pulse Width, tsoL LOW	3.3 5.0	12.5 9.0				ns	4, 7

AC Operating Requirements

*Voltage Range 3.3 is 3.3 V ± 0.3 V Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

_

AC	Characteristics	
----	-----------------	--

				74ACT		54/	АСТ	74	АСТ		
Symbol	Parameter	Vcc* (V)		k = +25 5∟=50 p		to +	-55°C 125°C 50 pF	to +	- 40 °C 85 °C 50 pF	Units	Fig. No.
			Min	Тур	Max	Min	Max	Min	Max		
tplH, tpHL	Propagation Delay, tin SI to IR	5.0	1.0	6.5	11.0	1.0	14.0	1.0	12.0	ns	1
tplH	Propagation Delay, tinf SI to >HF	5.0	1.0	10.5	17.0	1.0	21.5	1.0	19.5	ns	1
tphl	Propagation Delay, tir SI to Full Condition	5.0	1.0	10.5	16.5	1.0	21.5	1.0	19.5	ns	1
tplн	Propagation Delay, tie SI to Not Empty	5.0	1.0	10.0	15.5	1.0	19.5	1.0	17.5	ns	1
tplH	Propagation Delay, tion SI to OR	5.0	1.0	10.5	16.5	1.0	21.5	1.0	19.0	ns	1
tplH	Recovery Time, tMRIRH MR to IR	5.0	13.5	8.5		17.5		15.5		ns	2
tPHL	Recovery Time, tMRORL	5.0	25.5	16.5		32.5		29.0		ns	2
tрнL	Recovery Time, tmro MR to Full Flag	5.0	14.0	9.0		17.5		16.0		ns	2
tPHL	Recovery Time, tMRE MR to HF Flag	5.0	27.5	17.5		34.0		30.5		ns	2
tphl	Recovery Time, tMRONL MR to On, LOW	5.0	15.0	9.0		18.5		17.0		ns	2
tw	IR Pulse Width, tip	5.0	43.0	28.0		58.5		51.5		ns	3
tw	HF Pulse Width, t3F	5.0	46.5	30.0		64.5		56.0		ns	3
tphl, tplh	Propagation Delay, to SO to Data Out	5.0	1.0	18.5	29.5	1.0	38.0	1.0	34.5	ns	4
tphl	Propagation Delay, tons SO to <hf< td=""><td>5.0</td><td>1.0</td><td>8.5</td><td>13.5</td><td>1.0</td><td>17.5</td><td>1.0</td><td>15.5</td><td>ns</td><td>4</td></hf<>	5.0	1.0	8.5	13.5	1.0	17.5	1.0	15.5	ns	4
tplH	Propagation Delay, tor SO to Not Full	5.0	1.0	12.5	19.5	1.0	24.0	1.0	22.0	ns	4
tplh, tphl	Propagation Delay, tor SO to OR	5.0	1.0	7.0	11.5	1.0	14.5	1.0	13.5	ns	4
tplH	Propagation Delay, toE SO to Empty	5.0	1.0	9.5	15.5	1.0	19.5	1.0	17.5	ns	4

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Characteristics, cont'd

				74ACT		54	ACT	74	ACT		
Symbol	Parameter	Vcc* (V)		A = +25 CL = 50 p		to +	– 55°C 125°C 50 pF	to +	- 40°C 85°C 50 pF	Units	Fig No
			Min	Тур	Max	Min	Max	Min	Max		
tphl, tplh	Propagation Delay, tops SI to New Data Out	5.0	1.0	19.0	30.5	1.0	38.5	1.0	35.5	ns	1, 1
tplH	Propagation Delay, tx1 SI to HF	5.0	1.0	10.0	16.0	1.0	19.5	1.0	18.0	ns	5
tPLH	Propagation Delay, toor OR HIGH to Data Out	5.0	1.0	-11.5	-8.5	1.0	-12.5	1.0	-11.5	ns	5
tPLH	Fall-Through Time, tFTO SI to OR	5.0	1.0	13.5	21.0	1.0	26.0	1.0	24.0	ns	5
tw	OR Pulse Width, top	5.0	26.0	17.0		35.0		30.5		ns	5
tw	HF Pulse Width, tx3	5.0	30.5	20.5		41.5		36.5		ns	5
tPLH	Fall-Through Time, tFT SO to IR	5.0	1.0	15.0	23.5	1.0	34.0	1.0	30.5	ns	3
tPZL	Output Enable OE to On	5.0	1.0	6.5	11.0	1.0	13.5	1.0	12.0	ns	3-8
tplz	Output Disable OE to On	5.0	1.0	5.0	8.5	1.0	10.0	1.0	9.5	ns	3-8
tРZH	Output Enable OE to On	5.0	1.0	7.0	12.0	1.0	14.5	1.0	13.0	ns	3-7
tрнz	Output Disable OE to On	5.0	1.0	7.0	12.0	1.0	13.5	1.0	13.0	ns	3-7
fsi	Maximum SI Clock Frequency	5.0	55	85		40		45		MHz	1
fso	Maximum SO Clock Frequency	5.0	42	60		30		35		MHz	4
fвo	Maximum Clock Frequency SO Burst Mode	5.0	42	65		30		35		MHz	7
fвı	Maximum Burst-In Clock	5.0	55	85		40		45		MHz	6

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

5

			74/	СТ	54ACT	74ACT		
Symbol	Parameter	Vcc* (V)		⊦25°C 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = − 40 °C to + 85 °C CL = 50 pF	Units	Fig. No.
			Тур		Guaranteed Mi	nimum		
tw	SI Pulse Width, tsin HIGH	5.0	1.5	3.0	3.5	3.5	ns	1, 6
tw	SI Pulse Width, tsiL LOW	5.0	1.5	3.0	3.0	3.0	ns	1, 6
ts	Setup Time, HIGH or LOW, Dn to SI	5.0	1.0	3.5	4.0	4.0	ns	1
th	Hold Time, HIGH or LOW, Dn to SI	5.0	1.5	3.5	4.5	4.0	ns	1
tw	MR Pulse Width, tmrw	5.0	13.0	20.0	26.0	24.5	ns	2
trec	Recovery Time, tmrsin MR to SI	5.0	4.5	7.5	9.0	8.5	ns	2
tw	SO Pulse Width, tson HIGH	5.0	2.0	3.5	5.0	4.5	ns	4, 7
tw	SO Pulse Width, tsoL LOW	5.0	9.0	14.0	19.0	17.0	ns	4, 7

AC Operating Requirements

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol Parameter		54/74AC	Units	Conditions
	Тур		Conditions	
CIN	Input Capacitance	4.5	pF	Vcc=5.5 V