

Assignments
By next class read about data management policies:
• Cragon 2.2.4-2.2.6, 3.5.2
Supplemental Reading:
 VanderWiel paper, July 1997 Computer, pp. 23-30
– Przybylski paper, 1990 ISCA, pp. 160-169 (class reserve in library)
 Homework 4 due Wednesday September 23 Lab 2 due Friday September 25
 Test #1 Monday September 28
• In-class review Wednesday September 23; look at sample tests before then

Where Are We Now?

Where we've been:

- Split I-/D- caching
- Block size tradeoffs from miss rate & traffic ratio point of view

Where we're going today:

- Associativity
 - Having more than one victim available for cache sector replacement
 - In general, associative searching (how to find something based on its value instead of its address)

• Where we're going next week:

- Policies for managing cached data
- Multi-level caching & buffering

Preview

Degrees of associativity

- Direct mapped
- · Fully associative
- Set Associative

Implementing associativity

- How data is looked up from the cache (in detail)
- · Performance costs & benefits of increased associativity
- Hacks & tricks

Associativity

- In some cases, two or more frequently used data words might end up mapped to same cache set
- Associativity reserves multiple cache sectors for each potential address set
 - All cache sectors that are candidates for holding any particular address form a set


Level of associativity varies depending on sectors/set


- Number of sectors in a set used to describe associativity
 - 1 sector/set is Direct Mapped = "1-way set associative"
 - -k sectors/set is k-way set associative
 - All sectors in one set is fully associative
- Higher associativity can improve hit rate
 - Reduces conflict misses
 - Costs more
 - Slower cycle time because of comparator




As	sociativity Options
◆ [S	Sets, Sectors, Blocks, Words]
•	 Pirect Mapped cache [S, 1, B, W] Each memory location maps into one and only one cache sector Fast, simple, inefficient? (this is controversial) Maximum conflict misses
•	 ully Associative cache [1, Se, B, W] Any sector can map to anywhere in memory Slow, complex, efficient No conflict misses given perfect replacement policy
•	et Associative cache[S, Se, B, W]Groups of sectors ("sets") form associative poolsA compromiseCan greatly reduce conflict misses except in degenerate cases


Direct Mapped Structure																	
• Example: [8, 1, 4, 2]																	
• 8 sets, 1 sector/set, 4 blocks/sector, 2 words/block																	
				BLOCK	0			BLOCK	1			BLOCK	2			BLOCK	3
		~	-	~		~	_	~		~	-	~		~	_	~	
SET 0	TAG	۷	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD
SET 1	TAG	V	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD
SET 2	TAG	V	D	WORD	WORD	v	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD
SET 3	TAG	۷	D	WORD	WORD	ν	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD
SET 4	TAG	۷	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD	v	D	WORD	WORD
SET 5	TAG	V	D	WORD	WORD	ν	D	WORD	WORD	۷	D	WORD	WORD	٧	D	WORD	WORD
SET 6	TAG	۷	D	WORD	WORD	V	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD
SET 7	TAG	V	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD	۷	D	WORD	WORD
'					· · · · · ·												





Fu	Fully Associative Structure																	
All sectors are together in a single set																		
Any memory location can map to any sector																		
◆ Example: [1, 8, 4, 2]																		
• 1 set, 8 sectors/set, 4 blocks/sector, 2 words/block																		
	Any Tag can map BLOCK 0 BLOCK 1 BLOCK 2 BLOCK 3											3						
to any	ad	dress	~				6	_	~		6		~		•	_	~	
	J	TAG	۷	D		WORD		D	WORD			D		WORD	_	D	WORD	
		TAG	V	D		WORD	_	D		WORD		D		WORD	_	D		WORD
		TAG	۷	D		WORD	_	D		WORD	V	D		WORD	_	D		WORD
		TAG	۷	D		WORD		D		WORD	v	D		WORD		D		WORD
ES 🗧		TAG	۷	D	WORD	WORD	۷	D	WORD	WORD	v	D	WORD	WORD	۷	D	WORD	WORD
		TAG	۷	D	WORD	WORD	۷	D	WORD	WORD	V	D	WORD	WORD	۷	D	WORD	WORD
		TAG	۷	D	WORD	WORD	۷	D	WORD	WORD	V	D	WORD	WORD	۷	D	WORD	WORD
	IJ	TAG	۷	D	WORD	WORD												






Associative tradeoffs


• Can be quite slow because of large number of comparisons

- All tags must be checked before "hit" or "miss" can be declared
- Uses a content-addressable memory cell > 3x bigger than SRAM bit

• Complete associativity gives <u>diminishing returns</u> for large cache

- Conflict misses decrease as there are a large number of sets available
- BUT, commonly used for Virtual Memory TLB








Set Associative Tradeoffs


- Robust to accidental mapping of heavily used addresses to the same sector
 - Cache can provide up to *k* hit locations within same set for *k*-way set associativity
 - As number of sets gets large (large cache size), chance of getting unlucky with *k*+1 distinct accesses to a particular set within a loop reduces
 - k+1 distinct accesses is the pathological worst case for LRU -- 0% hit rate
- Compromises complexity/latency compared to fully associative and direct-mapped
 - Can simply read all tags in parallel and use *k* comparators for *k*-way set associativity (want entire set in same memory array row; discussed later)
 - Doesn't require full content-addressable memory arrangement
 - Selecting which comparator found the match and gating data increases critical path


ASSOCIATIVITY TECHNIQUES


















Associativity Rules of Thumb "Ideally, associativity should be in range of <u>4-16</u>" (Cragon pg. 27) "The miss rate of a direct-mapped cache of size X is about the same as a <u>2- to 4-way</u> set associative cache of size X/2." (Hennessy & Patterson, pg. 391) Single-level caches are made too slow by set-associativity; direct mapped is better for L1 caches. L2 caches should be, say, 8-way set associative. (Przybylski section 5.3.3) Conclusion -- mild set associativity is a win if: You can spare the cycle time (*e.g.*, L2 cache and beyond) You can spend the power/area to make the tag fetch and compare faster than data access Signal delays are probably an important factor in deciding associativity (*e.g.*, if pressed for space, might put tags on-chip and data off-chip)

Associativity In Recent Processors
♦ Alpha 21164
• Direct mapped L1
• 3-way set associative L2
• Direct mapped L3
• Fully associative D-TLB (64 entries) & I-TLB (48 entries)
Pentium Pro
• 2-way set associative L1 D-cache; 4-way L1 I-cache
• 4-way set associative L2 cache
• 4-way set associative D-TLB & I-TLB (64 entries each)
◆ MIPS R-8000
• Direct mapped L1 caches; 4-way set associative L2 cache
• 384-entry(!) TLB; 3-way set associative
Power PC 604
• 4-way set associative L1 caches
• 2-way set associative D-TLB & I-TLB (128 entries each)



Review

Associativity tradeoffs

- Fully associative efficient but complex, usually not used for I-/D-cache
- Direct mapped fastest, but may be inefficient
- Set associativity is a good tradeoff if cycle time permits

Pseudo-associativity can be obtained by hacks

• "Looks" like hashed table searching in a data structures course

Key Concepts

Latency

• High degrees of associativity risk increasing memory access latency (requires time for associative match)

Bandwidth & Concurrency

- Concurrent search of multiple tags makes set associativity feasible
 - Exploits latent bandwidth available in tag memory storage
 - Parallelizes search for tag match

Balance

• Latency increase from increased associativity must be balanced against reduction in conflict miss rate