



**ASP-DAC**  
**Asia and South Pacific**  
**Design Automation Conference 2000**

**January 25 - 28, 2000**  
**Pacifico Yokohama,**  
**Yokohama, Japan**

Click on the text below to go to:

**Cover Page**  
**Front Matter**  
**Table of Contents**  
**Session Index**

---

**Author Index**


PROCEEDINGS

# ASP-DAC 2000

Asia and South Pacific Design Automation Conference 2000

*with*

# EDA TechnoFair 2000



January 25 – 28, 2000  
Pacifico Yokohama  
Yokohama, Japan

Sponsored by:



Supported by:



In Corporation with:



# ASP-DAC 2000 Organizing Committee

## General Chair

**Kenji Yoshida**  
Toshiba Corporation  
580-1 Horikawa-cho, Saiwai-ku,  
Kawasaki 210-8520 Japan  
Phone: +81-44-548-2400  
FAX: +81-44-548-2118  
kyoshida@mail.semicon.toshiba.co.jp



## Assistant Secretary

**Masaaki Yamada**  
Toshiba Corporation



## Secretaries

**Toshihiro Hattori**  
Hitachi, Ltd.  
hattori@crl.hitachi.co.jp



## Technical Program Co-Chairs

**Hiroaki Kunieda**  
Tokyo Institute of Technology



**Takashi Mitsuhashi**  
Toshiba Corporation  
mitsuhashi@dad.eec.toshiba.co.jp



**Chong-Min Kyung**  
KAIST



## Past(98) Chair

**Tokinori Kozawa**  
STARC



## Vice TPC Chair

**Takayasu Sakurai**  
University of Tokyo



## Past(99) Chair

**Richard M M Chen**  
City University of Hong Kong



## TPC Secretaries

**Kazuhiro Ito**  
Saitama University




## Steering Committee Chair

**Tatsuo Ohtsuki**  
Waseda University



**Kei Suzuki**  
Hitachi Ltd.



**Tsuyoshi Isshiki**  
Tokyo Institute of Technology



**Tutorial Co-Chairs**

**Masao Yanagisawa**  
Waseda University



**Youn-Long Lin**  
Tsing Hua University,  
Hsin-Chu



**Tutorial Vice Chairs**

**Masahiko Toyonaga**  
Matsushita Electric Industrial  
Co., Ltd.




**Design Contest Co-Chairs**

**Ryota Kasai**  
NTT



**Anantha Chandrakasan**  
MIT



**Design Contest Vice Chair**

**Hideharu Amano**  
Keio University



**EDA TechnoFair Chair**

**Sagoro Hazama**  
Fujitsu Ltd.



**Finance Chair**

**Tsuneo Matsuda**  
NEC Corporation



**Publicity Chair**

**Nagisa Ishiura**  
Osaka University



**Publication Chair**

**Shinji Kimura**  
Nara Institute of Science &  
Technology



**Audio Visual Chair**

**Mitsuru Nadaoka**  
Oki Electric Industry Co., Ltd.



**Local Arrangement Chair**

**Toshio Murayama**  
Sony Corporation



**Registration Chair**

**Katsuhiko Seo**  
Mitsubishi Electric Corporation



**Promotion Chair**

**Shin'ichi Wakabayashi**  
Hiroshima University



**JIEP Representative**

**Akinori Kanasugi**  
Saitama University



**Marketing Advisory Chair**

**Naoya Tohyama**  
Cadence Design Systems,  
Japan



**DAC Representative**

**Fumiyasu Hirose**  
Cadence Design Systems,  
Japan



**IEICE TGVLD Chair**

**Takashi Kambe**  
Sharp Corporation



**DATE Representative**

**Tokinori Kozawa**  
STARC



**IEICE TGCAS Chair**

**Masao Hotta**  
Hitachi Ltd.



**IEICE TGICD Chair**

**Ryota Kasai**  
NTT



**IPSJ SIGSLDM Chair**

**Masaharu Imai**  
Osaka University



**EIAJ/EDA TC Chair**

**Yoshiharu Furui**  
Sony Corporation



# ASP-DAC 2000 Steering Committee

## Chair

### Tatsuo Ohtsuki

Dept. of Electronics, Information &  
Communication Engrg.  
Waseda University  
3-4-1 Okubo, Shinjuku,  
Tokyo 169-8555 Japan  
Tel: +81-3-5286-3387  
Fax: +81-3-3203-9184  
ohtsuki@ohtsuki.comm.waseda.ac.jp



## ACM SIGDA Representative

### Nikil Dutt

University of California at  
Irvine



## Vice Chair

### Fumiyasu Hirose

Cadence Design Systems, Japan  
hirose@cadence.com



## IEEE CAS Representative

### Ellen J. Yoffa

IBM Corporation



## Secretary

### Tsuneo Nakata

Fujitsu Laboratories Ltd.  
nakata@flab.fujitsu.co.jp



## DAC Representative

### Jan M. Rabaey

University of California at  
Berkeley



## ASP-DAC '99 General Co-Chairs

### Richard M M Chen

City University of Hong Kong



## DATE Representative

### Peter Marwedel

University of Dortmund



### Qianling Zhang

Fudan University, Shanghai



## EIAJ EDA TC Representative

### Yoshiharu Furui

Sony Corporation



## ASP-DAC 2000 General Chair

### Kenji Yoshida

Toshiba Corporation



## STARC Representative

### Tokinori Kozawa

STARC



**EDA TechnoFair Chair**

**Sagoro Hazama**  
Fujitsu Limited



**Graham R. Hellestrand**  
University of New South Wales



**IEICE TGCAS Chair**

**Masao Hotta**  
Hitachi Ltd.



**Xian-Long Hong**  
Tsinghua University, Beijing



**IEICE TGVLD Chair**

**Takashi Kambe**  
Sharp Corporation



**Chong-Min Kyung**  
Korea Advanced Institute of  
Science and Technology




**IEICE TGICD Chair**

**Ryota Kasai**  
NTT Corporation



**Hon-Wai Leong**  
National University of  
Singapore



**IPSJ SIGSLDM Chair**

**Masaharu Imai**  
Osaka University



**Youn-Long Steve Lin**  
Tsing Hua University, Hsin-Chu



**JIEP Representative**

**Akinori Kanasugi**  
Saitama University



**Sunil D. Sherlekar**  
Silicon Automation Systems  
(INDIA) PVT. LTD.



**International Members**

**Richard M M Chen**  
City University of Hong Kong



**David Skellern**  
Macquarie University



**Alexander Stempkovsky**  
Ruskin Academy of Sciences



**Nobuaki Kawato**  
Fujitsu Laboratories of  
America



**Qianling Zhang**  
Fudan University



**Shigeo Kuninobu**  
Matsushita Electric  
Industrial Co., Ltd.



**Advisory Members (Industries)**

**Hiroshi Andou**  
Oki Electric Industry  
Co., Ltd.



**Masami Masuyama**  
Seiko Instruments Inc.

**Kazuyuki Hirakawa**  
Oki Electric Industry  
Co., Ltd.



**Fusao Wada**  
Zuken Inc.



**Eisaburo Iwamoto**  
Sony Corporation



**Takeshi Yoshimura**  
NEC Corporation



**Takashi Kambe**  
Sharp Corporation



**Advisory Members (Academia)**

**Toshiro Akino**  
Kinki University



**Osamu Karatsu**  
SRI Consulting



**Hideo Fujiwara**  
Nara Institute of Science  
and Technology (NAIST)



**Michitaka Kameyama**  
Tohoku University



**Isao Shirakawa**  
Osaka University



**Hiroaki Kunieda**  
Tokyo Institute of Technology



**Kazuhiro Ueda**  
Shibaura Institute of  
Technology



**Yoshikazu Miyanaga**  
Hokkaido University



**Shin'ichi Wakabayashi**  
Hiroshima University



**Shinichi Murai**  
Kurashiki University of  
Science and the Arts



**Masao Yanagisawa**  
Waseda University



**Yukihiro Nakamura**  
Kyoto University



**Hiroto Yasuura**  
Kyushu University



**Hidetoshi Onodera**  
Kyoto University



**Tsutomu Sasao**  
Kyushu Institute of  
Technology



# ASP-DAC 2000 General Chair's Message

Welcome to ASP-DAC 2000

On behalf of the Organizing Committee, I would like to welcome you to the Asia and South Pacific Design Automation Conference 2000 (ASP-DAC 2000). This year's ASP-DAC will be held again in the Pacifico Yokohama, Japan, jointly with EDA TechnoFair 2000, premier Japanese EDA exhibition. The goal of the ASP-DAC is to provide an international forum for researchers and engineers in academia and industry, in the area of electronic system/VLSI design, and DA/CAD. ASP-DAC is a sister conference of DAC in the USA and DATE in Europe.



Three keynote speakers will talk about future directions of VLSI design technologies from different points of view. Dr. Shojiro Asai, Corporate Officer & President of Hitachi R & D Group will talk about the impact of communications convergence on VLSI. Prof. C. L. Liu, President of National Tsing Hua University, Taiwan, will talk about education, design and fabrication technologies. And, finally, Mr. Willam Herrick, Director of Compaq Alpha Development Group, USA, will talk about challenges in multi-GHz processor designs.

An excellent technical program has been organized by the committee co-chaired by Prof. H. Kunieda and Prof. C.M. Kyung, and with voluntary work of numerous experts from worldwide. This year we have an increased number of paper submissions in a wide spectrum of technical areas, and also from variety of geographical regions. 90 papers selected have been organized into five tracks; LSI Design, System DA, Logic and Test, Physical DA, and Circuit and Device CAD. Each of them also includes special sessions, panels, embedded tutorials or invited talks by distinguished speakers. Among panels, a panel by EDA vendor executive is planned just after the opening session on Wednesday. They will talk on their strategies to solve the next generation design challenges.

A unique feature of ASP-DAC is the University LSI Design Contest, which focuses a real chip design in academia. 18 designs have been selected for poster presentation, from which 3 or 4 award winners will be selected at the conference.

On Tuesday, full day tutorials are scheduled to give complete introductions of five state-of-the-art design/CAD topics; (1) Embedded Microprocessor Design, (2) Power Reduction Techniques, (3) Test Techniques, (4) Front-End Optimization and Verification, and (5) Ultra Deep Submicron Design and Analysis.

Our community is now facing tremendous challenges caused by accelerated scaling down and ever increasing complexity of System-on-a-Chip. I believe the ASP-DAC 2000 will be a precious opportunity for you to find many hints for your solution by meeting, talking and exchanging ideas with many leading edge researchers, or friends of yours, in the same, or different, technical areas.

I hope you will have a valuable and enjoyable experience at Yokohama, Japan, in next January.

A handwritten signature in black ink that reads "Kenji Yoshida". The signature is written in a cursive, flowing style.

**Kenji Yoshida**  
General Chair, ASP-DAC 2000

# ASP-DAC 2000 Technical Program Committee

## Co-Chairs

### Hiroaki Kunieda

Tokyo Institute of Technology, Japan  
kunieda@ss.titech.ac.jp

### Chong-Min Kyung

Korea Advanced Inst. of Science and Technology, Korea  
kyung@eeikaist.kaist.ac.kr

## Vice Chair

### Takayasu Sakurai

University of Tokyo  
tsakurai@iis.u-tokyo.ac.jp

## Secretaries

### Kazuhito Ito

Saitama University, Japan  
kazuhito@elc.ees.saitama-u.ac.jp

### Kei Suzuki

Hitachi Ltd., Japan  
ksuzuki@crl.hitachi.co.jp

### Tsuyoshi Isshiki

Tokyo Institute of Technology, Japan  
issiki@ss.titech.ac.jp

## Members

### Takashi Aikyo

Fujitsu Labs., Ltd., Japan

### Toshiro Akino

Kinki Univ., Japan

### Kunitoshi Aono

Matsushita Electric Industrial Co., Ltd., Japan

### Hideki Asai

Shizuoka Univ., Japan

### M. Balakrishnan

Indian Inst. of Technology, India

### Peter Bell

Canon Information Systems Research Australia, Australia

### Neil W. Bergmann

Queensland University of Technology, Australia

### Jinian Bian

Tsinghua University, China

### Vamsi Boppana

Fujitsu Labs. of America, USA

### Tapan J. Chakraborty

Bell Labs., Lucent Technology, USA

### Shih-Chieh Chang

National Chung-Cheng Univ., Taiwan

### Subhomoy Chattopadhyay

IBM T. J. Watson, USA

### Yirng-An Chen

National Chiao Tung Univ., Taiwan

### Kwang-Ting Tim Cheng

Univ. California, Santa Barbara, USA

### Jun-Dong Cho

Sungkyunkwan Univ., Korea

### Kiyoung Choi

Seoul National Univ., Korea

### Henk Corporaal

Delft Univ. of Technology, The Netherlands

### Zdzislaw Czarnul

Toshiba Corp., Japan

### Hiroshi Date

Inst. of Systems & Information Technologies Kyushu, Japan

### Rolf Ernst

Technical Univ. Braunschweig, Germany

### Tetsuya Fujimoto

Sharp Corp., Japan

### Hisanori Fujisawa

Fujitsu Labs., Ltd., Japan

### Kunihiro Fujiyoshi

Tokyo Univ. of Agriculture & Technology, Japan

### Masahiro Fukui

Matsushita Electric Industrial Co., Ltd., Japan

### Raanan D. Gewirtzman

IBM Haifa Research Lab., Israel

### Ian Gibson

Canon Information Systems Research Australia, Australia

### Sandeep K. Gupta

Univ. of Southern California, USA

### Rajesh Gupta

Univ. of California, Irvine, USA

### Soonhoi Ha

Seoul National Univ., Korea

### Kiyoharu Hamaguchi

Osaka Univ., Japan

### Jungang Han

Xi'an Institute of Posts and Telecommunications, China

### Ikuo Harada

NTT Lifestyle and Environment Technology Labs., Japan

### Reiner W. Hartenstein

Universitaet Kaiserslautern, Germany

### Kazumi Hatayama

Hitachi Ltd., Japan

### Terumine Hayashi

Mie Univ., Japan

**Graham R. Hellestrand**  
VaST Systems Technology Corp., USA

**Hiroyuki Higuchi**  
Fujitsu Labs., Ltd., Japan

**Hiromi Hiraishi**  
Kyoto Sangyo Univ., Japan

**Xianlong Hong**  
Tsinghua Univ., China

**Tomoo Inoue**  
Hiroshima City Univ., Japan

**Nagisa Ishiura**  
Osaka Univ., Japan

**Kazuhiko Iwasaki**  
Tokyo Metropolitan Univ., Japan

**Jawahar Jain**  
Fujitsu Labs. of America, USA

**Wen-Ben Jone**  
National Chung-Cheng Univ., Taiwan

**Seiji Kajihara**  
Kyushu Inst. of Technology, Japan

**Shiroo Kamohara**  
Hitachi Ltd., Japan

**Mineo Kaneko**  
Japan Advanced Inst. of Science and Technology, Japan

**Shoji Kawahito**  
Toyohashi Univ. of Technology, Japan

**Kaoru Kawamura**  
Fujitsu Labs., Ltd., Japan

**Beomsup Kim**  
Korea Advanced Inst. of Science and Technology, Korea

**Lee-Sup Kim**  
Korea Advanced Inst. of Science and Technology., Korea

**Jaeseok Kim**  
Yonsei Univ., Korea

**Seok-Yoon Kim**  
Soong Sil Univ., Korea

**Shinji Kimura**  
Nara Inst. of Science and Technology, Japan

**Hitoshi Kitazawa**  
NTT Lifestyle and Environment Technology Labs., Japan

**Tetsushi Koide**  
Univ. of Tokyo, Japan

**Hisao Koizumi**  
Tokyo Denki Univ., Japan

**Alex Kondratyev**  
The Univ. of Aizu, Japan

**Kevin T. Kornegay**  
Cornell Univ., USA

**Stanley J. Krolikoski**  
Cadence Design Systems, Inc., USA

**Hajime Kubosawa**  
Fujitsu Labs., Ltd., Japan

**Yuji Kukimoto**  
Monterey Design Systems, Inc., USA

**Tadahiro Kuroda**  
Toshiba Corp., Japan

**Feipei Lai**  
National Taiwan Univ., Taiwan

**Ganesh Lakshminarayana**  
NEC USA, USA

**Guesang Lee**  
Chonnam National Univ., Korea

**Kuen-Jong Lee**  
National Cheng-Kung Univ., Taiwan

**Seung-Hoon Lee**  
Sogang Univ., Korea

**Tak-Kwan Lee**  
EPSON Research and Development, Inc., USA

**Howard Luong**  
Hong Kong University of Science and Technology, China

**Yossi Malka**  
IBM Science & Technology, Israel

**Peter Marwedel**  
Univ. of Dortmund, Germany

**Mitiko Miura-Mattausch**  
Hiroshima Univ., Japan

**Hiroshi Matsumoto**  
NEC Corp., Japan

**Kazuhiko Matsumoto**  
Hitachi Ltd., Japan

**Yusuke Matsunaga**  
Fujitsu Labs., Ltd., Japan

**Yinghua Min**  
Chinese Academy of Sciences, China

**Shin-ichi Minato**  
NTT Network Innovation Labs., Japan

**Mutsumi Mitarashi**  
Oki Electric Industry Co.,Ltd., Japan

**Takashi Mitsuhashi**  
Toshiba Corp., Japan

**Toshiaki Miyazaki**  
NTT Network Innovation Labs., Japan

**Seiji Mori**  
Toshiba Corp., Japan

**Vasily G. Moshnyaga**  
Fukuoka Univ., Japan

**Akira Motohara**  
Matsushita Electric Industrial Co., Ltd., Japan

**Dinos Moundanos**  
Fujitsu Labs. of America, USA

**Sudhakar Muddu**  
Silicon Graphics, Inc., USA

**Rajarshi Mukherjee**  
Fujitsu Labs. of America, USA

**Akira Nagoya**  
NTT Communication Science Labs., Japan

**Tsuneo Nakata**  
Fujitsu Labs. Ltd., Japan

**Shigetoshi Nakatake**  
Kitakyushu Univ., Japan

**Takashi Nanya**  
Univ. of Tokyo, Japan

**Amit Narayan**  
Monterrey Design Automation, USA

**Masahiro Numa**  
Kobe Univ., Japan

**Kenji Numata**  
Toshiba Corp., Japan

**Hiroyuki Ochi**  
Hiroshima City Univ., Japan

**Takumi Okamoto**  
NEC Corp., Japan

**Hidetoshi Onodera**  
Kyoto Univ., Japan

**Takao Onoye**  
Osaka Univ., Japan

**Tomohiko Ootsuka**  
Tokyo National College of Technology, Japan

**Sandeep Pagey**  
Cadence Design Systems, Ltd., India

**Rubin A. Parekhji**  
Texas Instruments, Ltd., India

**In-Cheol Park**  
Korea Advanced Inst. of Science and Technology, Korea

**Sungju Park**  
Hanyang Univ., Korea

**Manish Pandey**  
IBM Austin Research Lab., USA

**Keshab K. Parhi**  
Univ. of Minnesota, USA

**Massoud Pedram**  
Univ. of Southern California, USA

**Miodrag Potkonjak**  
Univ. of California, Los Angeles, USA

**Jan M. Rabaey**  
Univ. of California, Berkeley, USA

**Shunji Saika**  
Matsushita Electric Industrial Co.,Ltd., Japan

**Anand Raghunathan**  
NEC USA, C&C Research Labs., USA

**Kazuhiro Sakaguchi**  
NEC Corp. Japan

**Tsutomu Sasao**  
Kyushu Inst. of Technology, Japan

**Hiroshi Sawada**  
NTT Communication Science Labs., Japan

**Toshiyuki Shibuya**  
Fujitsu Labs., Ltd., Japan

**Naoyuki Shigyo**  
Toshiba Corp., Japan

**Akichika Shiomi**  
Shizuoka Univ. Japan

**Yoichi Shiraishi**  
Gunma Univ., Japan

**Toru Shonai**  
Hitachi Ltd., Japan

**Ho-Jun Song**  
Chungnam National Univ., Korea

**Alexander L. Stempkovsky**  
Russian Academy of Science, Russia

**Fumio Suzuki**  
Mitsubishi Electric Corp., Japan

**Shigetaka Takagi**  
Tokyo Inst. of Technology, Japan

**Atsushi Takahara**  
NTT Network Innovation Labs., Japan

**Atsushi Takahashi**  
Tokyo Inst. of Technology, Japan

**Koichiro Takayama**  
Fujitsu Labs. of America, USA

**Yoshinori Takeuchi**  
Osaka Univ., Japan

**Nozomu Togawa**  
Waseda Univ., Japan

**Hiroyuki Tomiyama**  
University of California, Irvine, USA

**Masahiko Toyonaga**  
Matsushita Electric Industrial Co., Ltd., Japan

**Jiarong Tong**  
Fudan Univ., China

**Toru Toyabe**  
Toyo Univ., Japan

**Chi-ying Tsui**  
Hong Kong Univ. of Science and Technology, Japan

**Tsuneo Tsukahara**  
NTT Telecommunications Energy Labs., Japan

**Shuji Tsukiyama**  
Chuo Univ., Japan

**Kazuhiro Ueda**  
Shibaura Inst. of Technology, Japan

**Nachiket Urdhwareshe**  
Silicon Automation Systems, India

**Kazuyuki Wada**  
Tokyo Inst. of Technology, Japan

**Kazutoshi Wakabayashi**  
NEC Corp., Japan

**Shin'ichi Wakabayashi**  
Hiroshima Univ., Japan

**Jinn-Shyan Wang**  
National Chung-Cheng Univ., Taiwan

**Takahiro Watanabe**  
Yamaguchi Univ., Japan

**Yosinori Watanabe**  
Cadence European Labs., Italy

**Xiaoqing Wen**  
SynTest Technologies, Inc., USA

**C. K. Wong**  
Chinese Univ. of Hong Kong, China

**Hei Wong**  
City Univ. of Hong Kong, China

**Allen C.-H. Wu**  
Tsing Hua University, Taiwan

**Cheng-Wen Wu**  
Univ. of California, Santa Barbara, USA

**Yu-Liang Wu**  
Chinese Univ. of Hong Kong, China

**Hans-Joachim Wunderlich**  
Univ. of Stuttgart, Germany

**Hongxi Xue**  
Tsinghua Univ., China

**Kazuo Yano**  
Hitachi, Ltd., Japan

**Hiroto Yasuura**  
Kyushu Univ., Japan

**Masayuki Yamaguchi**  
Sharp Corp., Japan

**Masakazu Yamashina**  
NEC Corp., Japan

**Chingwei Yeh**  
National Chung-Cheng Univ., Taiwan

**Tokumi Yokohira**  
Okayama Univ., Japan

**Goichi Yokomizo**  
Hitachi Ltd., Japan

**Tomohiro Yoneda**  
Tokyo Inst. of Technology, Japan

**Masaaki Yoshida**  
NEC Corp., Japan

**Takeshi Yoshimura**  
NEC Corp., Japan

**Hiroyuki Yotsuyanagi**  
Univ. of Tokushima, Japan

**Kyoji Yuyama**  
Hitachi Ltd., Japan

**Xuan Zeng**  
Fudan Univ., China

# Technical Program Co-Chairs' Message

On behalf of the Technical Program Committee of ASP-DAC 2000, I would like to welcome all of you to ASP-DAC in the memorial year of 2000. Following the past successful conferences in Tokyo (1995, 1997, 1998) and in Hong Kong (1999), the Committee has invited contributions for 2000 conference in the area of Design Automation of various design stages and LSI design methodologies.



Hiroaki Kunieda



Chong-Min Kyung

This year, our committee specifically introduced LSI Development into the area of interest for the ASP-DAC 2000 Technical Program. The number of gates on a chip is rapidly approaching 10 million gates. System-On-A-Chip is now in our hands. As the roles of CAD tools in these highly complex system designs become more and more important, CAD tool designers have to pay particularly close attention to the latest system design examples and methodologies. In this context, we believe that our ASP-DAC needs to increase presentations of LSI developments, to provide a place where system designers and CAD designers can exchange ideas and establish an intensive and mutual understandings of the important problems we are currently facing.

Also, reflecting the current trend of System-On-A-Chip, there is a great increase in paper submissions related to system-level design automation which includes software/hardware codesign, a variety of system-level optimization issues, system description languages, etc. Physical layout CAD continues to provide challenging new topics and maintains to be one of the major contributors to this conference. Especially, continuous efforts on conquering various layout problems in deep submicron process have been undertaken by many researchers.

For this conference, 144 technical papers were submitted from 14 countries. The technical program committee have reviewed all the submitted papers and accepted 80 regular papers and 10 short papers for presentation at the conference. We have organized the session tracks based on the field categories, each of which runs in the same room. They are 1) LSI Design Track, 2) System DA track, 3) Logic DA track including testing, 4) Physical DA track, 5) Device CAD track including Analog DA. They are designed so that the participants can easily follow the session tracks related to their own fields.

There are also 8 special sessions and panel sessions included in our technical program, inviting a number of distinguished researchers from around the world. These sessions address a wide variety of important issues such as CAD for embedded systems, System-In-Packaging (SIP), timing closure between logic and physical designs, issues on industry-academia cooperation, and system level design languages. Also, there are a number of embedded tutorials and invited talks within the regular sessions. We would like to express our appreciations for the efforts of organizers, chairs, panelists and invited speakers, which add special values to our program.

Best paper awards are presented to the authors whose papers are of exceptionally high quality among all the presented papers. 7 best paper award candidates were first nominated by the Technical Program Committee, where they were further subjected to intensive evaluation by the Committee.

As co-chair of ASP-DAC 2000 Technical Program Committee, I am really grateful for all of the members of our committee, organizers of special sessions and panel sessions, chairs and speakers of special sessions and regular sessions for their continuing efforts. Among them, I really appreciate TPC secretaries, Dr. Kazuhito Ito, Dr. Kei Suzuki and Dr. Tsuyoshi Isshiki for their dedications. Without them, ASP-DAC 2000 could not be held. At last, I would like to emphasize that the real success depends on how much all of you, the participants of ASP-DAC 2000, show your attention and join the conference activity. In other words, I hope you can enjoy 3 days hot discussions through this conference. Please join us.

A handwritten signature in black ink, appearing to read 'H. Kunieda', written over a light grey background.

A handwritten signature in black ink, appearing to read 'Chong-Min Kyung', written over a light grey background.

**Hiroaki Kunieda and Chong-Min Kyung**  
Co-Chairs, ASP-DAC 2000 Program Committee

# ASP-DAC 2000 Best Paper Award Candidates

- E7.1 “A 12b 50 MHz 3.3V CMOS Acquisition Time Minimized A/D Converter”**, Young-Deuk Jeon, Byeong-Lyeol Jeon, Hyoung-Kyu Choi, Seung-Hoon Lee (Sogang Univ., Korea) [LSI Development]
- A6.1 “Optimization of VDD and VTH for Low-Power and High Speed Applications”**, Koichi Nose, Takayasu Sakurai (Univ. of Tokyo, Japan) [Designs]
- B2.1 “A New Method for Constructing IP Level Power Model Based on Power Sensitivity”**, Heng-Liang Huang, Jiing-Yuan Lin, Wen-Zen Shen, Jing-Yang Jou (Nat'l Chaio-Tung Univ., Taiwan) [Design Methods & Environments]
- C5.1 “Performance-Optimal Clustering with Retiming for Sequential Circuits”**, Tzu-Chieh Tien, Youn-Long Lin (Tsing Hua Univ., Taiwan) [Logic Synthesis]
- D3.1 “Delay-Optimal Wiring Plan for the Microprocessor of High Performance Computing Machine”**, Jun Kikuchi, Tetsuo Sasaki, Tohru Hashimoto, Kazuhisa Miyamoto (Hitachi, Japan) [Physical DA]
- D6.1 “A Cell Synthesis Method for Salicide Process”**, Kazuhisa Okada, Takayuki Yamanouchi, Taksahi Kambe (Sharp, Japan) [Physical DA]
- E4.2 “Circuit Performance Oriented Device Optimization using BSIM3 Pre-Silicon Model Parameters”**, Mikako Miyama, Shiro Kamohara, (Hitachi, Japan) [T-CAD]

# University LSI Design Contest Committee

## Co-Chairs

**Ryota Kasai**  
NTT  
kasai@aecl.ntt.co.jp

**Anantha Chandrakasan**  
MIT  
anantha@mtl.mit.edu

## Vice Chair

**Hideharu Amano**  
Keio University  
hunga@aa.cs.keio.ac.jp

## Members

**Kazuo Taki**  
Kobe University

**Hidetoshi Onodera**  
Kyoto University

**Takao Onoye**  
Osaka University

**Makoto Nagata**  
Hiroshima University

**Makoto Ikeda**  
University of Tokyo

**Takafumi Aoki**  
Tohoku University

**Tadayoshi Enomoto**  
Chuo University

**Keitaro Sekine**  
Science University

**Hironori Yamauchi**  
Ritsumeikan University

**Masato Motomura**  
NEC

**Kenji Numata**  
Toshiba

**Hiroshi Nakamura**  
University of Tokyo

**Masaki Nakagawa**  
ROHM

**Yasuyuki Matsuya**  
NTT

**Hajime Kubosawa**  
Fujitsu Laboratories

**Toshirou Tsukada**  
Hitachi

**Yasuhiro Nakakura**  
Matsushita Electric Industrial

**Futao Yamaguchi**  
Sony LSI Design

**Noboru Kubo**  
Sharp

**Hideki Yamauchi**  
Sanyo

**Satoru Kurotsu**  
OKI

**Chi-ying Tsui**  
Hong Kong University of Science and Technology

**Beomsup Kim**  
KAIST

**Chong-Min Kyung**  
KAIST

**Graham Hellestrand**  
University of New South Wales

**Jan M. Rabaey**  
University of California, Berkeley

**Vivek Tiwari**  
Intel

**Thad Gabara**  
Bell Labs

**Brock Barton**  
Texas Instruments

# University LSI Design Contest Co-Chairs' Message

The University LSI Design Contest was born a unique program of ASP-DAC Conference. The purpose of the Contest is to encourage education and research on LSI design and its implementation into chips at universities, and other educational organizations, by providing the opportunities to present and discuss their latest designs at the conference.



Ryota Kasai



Annatha Chandrakasan

Application areas and types of circuits include (1) Analog and Mixed-Signal Circuits, (2) Digital Signal Processing, (3) Microprocessors, and (4) Custom Application Specific Circuits. Methods, or technology used for implementation include (a) Full Custom and Cell-Based LSIs, (b) Gate Arrays, and (c) Field Programmable Devices, including FPGA/PLDs. Actually implemented on real chips is required of all the designs.



Hideharu Anamo

This year, eighteen selected designs from four countries will be disclosed in Session A1, with a short aural presentations followed by Q & A, using posters. Three out of the eighteen are with analog and mixed signal, six are with microprocessors, and nine are with custom application specific circuits. Demonstrations on the achievements will also be made for some designs. Opportunities for demonstrations at EDA TechnoFair2000 will be provided for the above designs.

Submitted designs were reviewed by the members of the University Design Contest Committee, based on the following criteria: Reliability of design and implementation, Quality of implementation, Performance of the design, Novelty, and Additional factors. In the selection process, emphasis was placed more on reliability, quality, and performance, rather than on novelty of designs. AS a result, the eighteen designs were selected. And also, a certain number of awards will be given to outstanding designs, selected from those presented at the conference.

It is our great pleasure if the design contest will contribute to the promotion of research and education in LSI design field at academic organizations. It is also our hope that many people not only in academia but in industry will attend the contest and enjoy stimulating discussion.

*Ryotakasai Anantha padmanabha*

**Ryota Kasai and Anantha Chandrakasan**  
Co-Chairs, University LSI Design Contest Committee

*天野英晴*

**Hideharu Amano**  
Vice Chair, University LSI Design Contest Committee

# ASP-DAC 2000 University LSI Design Contest Summary

## Submission

Nineteen designs were submitted from four countries, Japan, Korea, China and Taiwan. Design area and methodologies are as follows. This year, most of design used full custom or cell based design methodology.

Country	Number of Submission	Application Area			Design Methodology		
		A	M	C	F/C	G/A	F/P
Japan	9	4	4	1	9	0	0
China	5	0	1	4	4	0	1
Korea	3	0	1	2	3	0	0
Taiwan	2	0	0	2	2	0	0

## Area

A: Analog or A/D Mixed, M: Microprocessor or DSP, C: Custom or Application Specific

## Methodology

G/A: Gate Array, F/P: FPGA/PLD

F/C: Full Custom/ Cell Based, G/A: Gate Array, F/P: FPGA/PLD

## Paper Selection

Submitted designs were subjected to the reviewing by committee members who were classified into three groups corresponding areas: Analog or A/D Mixed, Microprocessor or DSP, and Custom or Application Specific. Each committee member was requested to fill in the review sheet, including the following criteria, rank and comments. (1) Reliability of design and implementation, (2) Quality of Implementation, (3) Performance of the Design, (4) Novelty of Application, Algorithm, Architecture, and Circuit configuration, (5) Additional Points, such as new design methodology and testability. Unlike usual reviews of technical papers, our evaluation of submitted placed more importance on how the LSI circuits were designed and implemented than anything else. Design selection was carried out the committee meeting held on September 21. Discussion on the selection rejection of each design was carried out, based on the recommendation points and comments. As a result, 18 designs are selected and are presented in these proceedings. One design was rejected, since it is too specific to interest the conference. A candidate for the Outstanding Design Award, and two candidates for Special Feature Awards were selected.

# ASP-DAC 2000 University LSI Design Contest Awards

## Outstanding Design Award

### **A VLSI Implementation of the Blowfish Encryption/Decryption Algorithm**

Michael C.-J.Lin and Youn-Long Lin

(Department of Computer Science, National Tsing Hua University)

Outstanding Design Award presented for the implementation of a high performance cryptographic processor utilizing novel critical path reduction techniques at the logic and architecture levels.

## Special Feature Award (Microprocessors/DSP)

### **An Application Specific JAVA Processor with Reconfigurabilities**

Shinji Kimura, Hiyoyuki Kida, Kazuyoshi Takagi, Tatsumori Abematsu and  
Katsumasa Watanabe

(Graduate School of Information Science, Nara Institute of Science and Technology)

Special Feature Award presented for incorporating reconfigurability into an embedded Java processor to enable instruction set customizations and facilitate access to external computational resources.

## Special Feature Award (Analog / A/D Mixed)

### **A Smart Imager for the Vision Processing Front-END**

Noriaki Takeda, Mitsuru Homma, Makoto Nagata, Takashi Morie and Atsushi Iwata  
(Advanced Scientific of Matter, Hiroshima University)

Special Feature Award presented for utilizing novel PWM-based signal processing techniques for front-end processing in a CMOS imager for intelligent vision applications.

## Keynote Address I

### “The Impact of Communications Convergence on Silicon Integrated Circuits”

**Shojiro Asai, Ph.D.**

Corporate Officer and President,  
Research & Development Group, Hitachi, Ltd., Japan



Telephone, wireless, datacom, and broadcasting are quickly converging around the internet, creating an integrated environment for work, education, entertainment, and shopping. You will have access to any service whether you are at home or on the road. In order to ensure the quality of services it is necessary to provide ubiquitous support, high bandwidth, security, and ease of use. A new family of integrated circuits that brings about this brave new world and the design methodology it requires will be described.

## Keynote Address II

### “Research, Design, and Fabrication - Brain Power, Tool Power, and Electric Power”

**Prof. C. L. Liu, Sc.D.**

President,  
National Tsing Hua University, Hsin-chu, Taiwan



Research and education, design tools, and fabrication technology are key and inter-related ingredients in to-day's vast and rapidly growing micro-electronic economics. We shall examine some of the current issues and future challenges we are facing.

## Keynote Address III

### “Design Challenges in Multi-GHz Microprocessors”

**William Herrick**

Director, Alpha Microprocessor Development,  
Compaq Computer Corporation, USA



Advances in semiconductor technology will soon enable multi-GHz microprocessors and present designers with opportunities and challenges. Transistors and interconnect will exhibit new behaviors which must be modeled. Logical and circuit complexity will explode making data management critical. Power distribution and clocking methods must be re-thought. A new generation of synthesizers must be developed and new electrical and timing verification tools must be created.

# ASP-DAC 2000 EDA Vendor Executive Panel

## Can We Rely on EDA Vendors for the Next Generation Design Technologies?

**Organizer:** Kenji Yoshida – *Toshiba Corp., Japan*

**Moderator:** Ron Collett – *Collett International, Inc., USA*

**Panelists:** Aart de Geus – *Synopsys, Inc., USA*

Shane Robison – *Cadence Design Systems, Inc. USA*

Wally Rhinse – *Mentor Graphics Corp., USA*

Jinya Katsube – *Zuken Inc., Japan*

Penny Herscher – *Simplex, Inc., USA*

Guido Arnout – *CoWare, Inc., USA*

# Table of Contents

Organizing Committee .....	iii
Steering Committee .....	vi
General Chair's Message .....	x
Technical Program Committee .....	xi
Technical Program Co-Chair's Message .....	xv
Best Paper Award Candidates .....	xvi
University LSI Design Contest Committee .....	xvii
University LSI Design Contest Co-Chair's Message .....	xviii
University LSI Design Contest Summary .....	xix
University LSI Design Contest Awards .....	xx
Keynote Addresses .....	xxi
EDA Vendor Executive Panel .....	xxii

## Session A1 (Special Session) University LSI Design Contest

Co-Chairs : *Ryota Kasai – NTT, Japan*  
*Anantha Chandrakasan – MIT, USA*

<b>A1.1</b>	<b>A VLSI Implementation of the Blowfish Encryption/Decryption Algorithm</b>	
	<i>Michael C.-J. Lin, Youn-L. Lin .....</i>	1
<b>A1.2</b>	<b>VLSI Implementation of Rake Receiver for IS-95 CDMA Testbed using FPGA</b>	
	<i>Oliver Y-h. Leung, Chi-Y.Tsui, Roger S. Cheng .....</i>	3
<b>A1.3</b>	<b>VLSI Implementation of a Switch Fabric for Mixed ATM and IP Traffic</b>	
	<i>Chi-Y. Tsui, Louis Chung-Y. Kwan, Chin-T. Lea .....</i>	5
<b>A1.4</b>	<b>Design of Digital Neural Cell Scheduler for Intelligent IB-ATM Switch</b>	
	<i>J.Lee, S. Lee, M.Lee, D.Lee, Y.Kim, S.Jeong .....</i>	7
<b>A1.5</b>	<b>Genetic Algorithm Accelerator GAA-II</b>	
	<i>Shin'ichi Wakabayashi, Tetsuhi Koide, Nayoshi Toshine, Masataka Yamane, Hajime Ueno .....</i>	9
<b>A1.6</b>	<b>A Programmable Built-In Self-Test Core for Embedded Memories</b>	
	<i>Chih-T. Huang, Jing-R. Huang, Cheng-W. Wu .....</i>	11
<b>A1.7</b>	<b>An Algorithm for VLSI Implementation of Highly Efficient Cubic-Polynomial Evaluation</b>	
	<i>Fan Mo, Yiha Zhang, Jun Yu, Qianling Zhang .....</i>	13

<b>A1.8</b>	<b>Design of Self-timed Asynchronous Booth's multiplier</b>	
	<i>Tin-Y. Tang, Chin-S. Choy, Pui-L. Siu, Cheong-F. Chan</i>	15
<b>A1.9</b>	<b>High Speed and Ultra-Low Power 16x16 MAC Design using TG for Web-based Multimedia System</b>	
	<i>Seung-M. Lee, Jin-H. Chung, Hying-S. Yoon, Mike M-O. Lee</i>	17
<b>A1.10</b>	<b>A Smart Imager for the Vision Processing Front-END</b>	
	<i>Naoki Takeda, Mitsuru Homma, Makoto Nagata, Takashi Morie, Atsushi Iwata</i>	19
<b>A1.11</b>	<b>A Bunary Image Sensor with Flexible Motion Vector Detection using Block Matching Method</b>	
	<i>Tomohiro Nezuka, Takafumi Fujita, Makoto Ikeda, Kunihiro Asada</i>	21
<b>A1.12</b>	<b>An Arbitrary Chaos Generator Core Circuit Using PWM/PPM Signals</b>	
	<i>Kenichi Murakoshi, Takashi Morie, Makoto Nagata, Atushi Iwata</i>	23
<b>A1.13</b>	<b>An Application Specific Java Processor with Reconfigurabilities</b>	
	<i>Shinji Kimura, Hiroyuki Kida, Kazuyoshi Takagi, Tatsumori Abematsu, Katsumasa Watanabe</i>	25
<b>A1.14</b>	<b>Reconfigurable Synchronized Dataflow Processor</b>	
	<i>Hiroshi Sasaki, Hitoshi Maruyama, Hideaki Tsukioka, Nobuyoshi Shoji, Hiroaki Kobayashi, Tadao Nakamura</i>	27
<b>A1.15</b>	<b>Prototype Microprocessor LSI with Scheduling Support Hardware for Operating System on Multiprocessor System</b>	
	<i>Naoki Nishimura, Takahiro Sasaki, Tetsuo Hironaka</i>	29
<b>A1.16</b>	<b>A Floating Point Arithmetic Unit for a Static Scheduling and Compiler Oriented Multiprocessor System ASCA</b>	
	<i>Takahiro Kawaguti, Takayuki Suzuki, Hideharu Amano</i>	31
<b>A1.17</b>	<b>A 16bit redundant binary multiplier using low-power pass-transistor logic SPL</b>	
	<i>Hirofumi Sakamoto, Ken'ichiro Uda, Bu-Y. Lee, Hiroyuki Ochi, Kazuo Taki, Takao Tsuda</i>	33
<b>A1.18</b>	<b>An 8x8 nRERL Serial Multiplier for Ultra-Low-Power Applications</b>	
	<i>Joonho Lim, Dong-G. Kim, Sang-C. Kang, Soo-I. Chae</i>	35

## Session B1 IP Reuse and Protection Methods

Co-Chairs : *Graham R. Hellestrand – VaST Systems Technology Corp., USA*  
*Minoru Yamamoto – Fujitsu Ltd., Japan*

<b>B1.1</b>	<b>Embedded Tutorial: Essential Issues for IP Reuse</b>	
	<i>Daniel D. Gajski, Viraphol Chaiyakul, Allen C.-H. Wu, Shojiro Mori, Tom Nukiyama, Larry Rosenberg</i>	37
<b>B1.2</b>	<b>Usage-Based Characterization of Complex Functional Blocks for Reuse in Behavioral Synthesis</b>	
	<i>Nong Fan, Viraphol Chaiyakul, Daniel D. Gajski</i>	43
<b>B1.3</b>	<b>Reuse and Protection of Intellectual Property in the SpecC System</b>	
	<i>Rainer Doemer, Daniel D. Gajski</i>	49
<b>B1.4</b>	<b>Fair Watermarking Techniques</b>	
	<i>Gang Qu, Jennifer L. Wong, Miodrag Potkonjak</i>	55

## Session C1 Decision Diagrams and Verification Methods

Co-Chairs : *Yirng-An Chen – National Chiao Tung Univ., Taiwan*  
*Kiyoharu Hamaguchi – Osaka Univ., Japan*

<b>C1.1</b>	<b>An Efficient Heuristic for State Encoding Minimizing the BDD Representations of the Transition Relations of Finite State Machines</b>	
	<i>Riccardo Forth, Paul Molitor</i> .....	61
<b>C1.2</b>	<b>Automatic Partitioning for Efficient Combinational Verification</b>	
	<i>Rajarshi Mukherjee, Jawahar Jain, Koichiro Takayama, Masahiro Fujita</i> .....	67
<b>C1.3</b>	<b>A Hardware Simulation Engine Based on Decision Diagrams (Short Paper)</b>	
	<i>Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura, Atsumu Iseno</i> .....	73
<b>C1.4</b>	<b>Formal Verification based on Assume and Guarantee Approach - A Case Study (Short Paper)</b>	
	<i>Subir K. Roy, Hiroaki Iwashita, Tsuneo Nakata</i> .....	77
<b>C1.5</b>	<b>Multi-Clock Path Analysis Using Propositional Satisfiability</b>	
	<i>Kazuhiro Nakamura, Shinji Maruoka, Shinji Kimura, Katsumasa Watanabe</i> .....	81

## Session D1 Routing in Deep-Submicron

Co-Chairs : *Jason Cong – Univ. of California, Los Angeles, USA*  
*Takumi Okamoto – NEC Corp., Japan*

<b>D1.1</b>	<b>Self-Reforming Routing for Stochastic Search in VLSI Interconnection Layout</b>	
	<i>Yukiko Kubo, Yasuhiro Takashima, Shigetoshi Nakatake, Yoji Kajitani</i> .....	87
<b>D1.2</b>	<b>An Interconnect Topology Optimization by a Tree Transformation</b>	
	<i>Naofumi Tsujii, Katsutoshi Baba, Shuji Tsukiyama</i> .....	93
<b>D1.3</b>	<b>Timing-Driven Hierarchical Global Routing with Wire-Sizing and Buffer-Insertion for VLSI with Multi-Routing-Layer</b>	
	<i>Takahiro Deguchi, Tetsushi Koide, Shin'ichi Wakabayashi</i> .....	99
<b>D1.4</b>	<b>Area Routing Oriented Hierarchical Corner Stitching with Partial Bin</b>	
	<i>Zhang Yan, Wang Baohua, Cai Yici, Hong Xianlong</i> .....	105

## Session A2 (Special Session) CAD for Embedded Systems

Chair : *Miodrag Potkonjak – Univ. of California, Los Angeles, USA*

<b>A2.1</b>	<b>Offline Program Re-mapping to Improve Branch Prediction Efficiency in Embedded Systems</b>	
	<i>Stephen S. Brown, Jeet Asher, William H. Mangione-Smith</i> .....	111
<b>A2.2</b>	<b>Timing Driven Co-design of Networked Embedded Systems</b>	
	<i>Dinesh Ramanathan, Ravindra Jejurikar, Rajesh K. Gupta</i> .....	117
<b>A2.3</b>	<b>Low-power Design Methodology and Applications utilizing Dual Supply Voltages</b>	
	<i>Kimiyoshi Usami, Mutsunori Igarashi</i> .....	123
<b>A2.4</b>	<b>Co-Synthesis with custom ASICs</b>	
	<i>Yuan Xie, Wayne Wolf</i> .....	129

## Session B2 System-Level Power Optimization & Estimation

Co-Chairs : Akira Matsuzawa – Matsushita Electrical Industrial, Co. Ltd., Japan  
Masato Edahiro – NEC Corp., Japan

<b>B2.1</b>	<b>A New Method for Constructing IP Level Power Model Based on Power Sensitivity</b>	
	<i>Heng-Liang Huang, Jiing-Yuan Lin, Wen-Zen Shen, Jing-Yang Jou</i> .....	135
<b>B2.2</b>	<b>A hybrid approach for core-based system-level power modeling</b>	
	<i>Tony Givargis, Frank Vahid, Joerg Henkel</i> .....	141
<b>B2.3</b>	<b>Voltage Reduction of Application-Specific Heterogeneous Multiprocessor Systems for Power Minimisation</b>	
	<i>Allan Rae, Sri Parameswaran</i> .....	147
<b>B2.4</b>	<b>Withdrawn</b>	
<b>B2.5</b>	<b>Synthesis of Low Power Folded Programmable Coefficient FIR Digital Filters (Short Paper)</b>	
	<i>Vijay Sundararajan, Keshab K. Parhi</i> .....	153

## Session C2 Design Environment for FPGA

Co-Chairs : Shinji Kimura – Nara Inst. of Science and Technology, Japan  
Kazutoshi Wakabayashi – NEC Corp., Japan

<b>C2.1</b>	<b>Invited Talk : Synthesis Challenges for Next-Generation High-Performance and High-Density PLDs</b>	
	<i>Jason Cong, Songjie Xu</i> .....	157
<b>C2.2</b>	<b>KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures</b>	
	<i>Reiner Hartenstein, Michael Herz, Thomas Hoffmann, Ulrich Nageldinger</i> .....	163
<b>C2.3</b>	<b>Hardware-Software Cosynthesis for Run-time Incrementally Reconfigurable FPGAs</b>	
	<i>Byungil Jeong, Sungjoo Yoo, Sunghyun Lee, Kiyoun Choi</i> .....	169

## Session D2 Placement Consistent with Routing

Co-Chairs : Yu-Liang Wu – Chinese University of Hong Kong, China  
Hiroshi Murata – Microark, Japan

<b>D2.1</b>	<b>A New Encoding Scheme for Rectangle Packing Problem</b>	
	<i>Toshihiko Takahashi</i> .....	175
<b>D2.2</b>	<b>Analytical Minimization of Half-Perimeter Wirelength</b>	
	<i>Andrew A. Kennings, Igor L. Markov</i> .....	179
<b>D2.3</b>	<b>Modeling and Minimization of Routing Congestion</b>	
	<i>Maogang Wang, Majid Sarrafzadeh</i> .....	185

**Session E2 (Special Session)  
System-In-Package (SIP)**

Chair : *Wayne W.-M. Dai – Univ. of California, Santa Cruz, USA*

<b>E2.1</b>	<b>System-In-Package (SIP): Challenges and Opportunities</b>	
	<i>King L. Tai</i> .....	191
<b>E2.2</b>	<b>Taiwan Foundry for System-In-Package (SIP)</b>	
	<i>Albert Lin</i> .....	197
<b>E2.3</b>	<b>Integration of Large-Scale FPGA and DRAM in a Package Using Chip-On-Chip Technology</b>	
	<i>Michael X. Wang, Katsuharu Suzuki, Wayne W.-M. Dai, Yee L. Low, Kevin J. O'conner, King L. Tai</i> .....	205
<b>E2.4</b>	<b>Modeling and Analysis of Integrated Spiral Inductors for RF System-In-Package</b>	
	<i>Minqing Liu, Wayne W.-M. Dai</i> .....	211

**Session A3  
Low Power Design : Implementation**

Co-Chairs : *Shoji Kawahito – Toyohashi Univ. of Technology, Japan*  
*Jan M. Rabaey – Univ. of California, Berkeley, USA*

<b>A3.1</b>	<b>Narrow Bus Encoding for Low Power Systems</b>	
	<i>Youngsoo Shin, Kiyoungh Choi</i> .....	217
<b>A3.2</b>	<b>Data Transmission over a Bus with Peak-Limited Transition Activity</b>	
	<i>Vijay Sundararajan, Keshab K. Parhi</i> .....	221
<b>A3.3</b>	<b>Power Analysis and Implementation of a Low-Power 300 MHz 8-b x 8-b Pipelined Multiplier</b>	
	<i>Jinn-Shyan Wang, Po-Hui Yang</i> .....	225

**Session B3  
Embedded Software**

Co-Chairs : *Peter Marwedel – Univ. of Dortmund, Germany*  
*Hiroaki Takada – Toyohashi University of Technology, Japan*

<b>B3.1</b>	<b>A New Approach to Assembly Software Retargeting for Microcontrollers</b>	
	<i>Ing-Jer Huang, Dao-Zhen Chen</i> .....	229
<b>B3.2</b>	<b>Register Allocation for Common Subexpressions in DSP Data Paths</b>	
	<i>Rainer Leupers</i> .....	235
<b>B3.3</b>	<b>A Technique for QoS-based System Partitioning</b>	
	<i>Johnson S. Kin, Chunho Lee, William H. Mangione-Smith, Miodrag Potkonjak</i> .....	241

## Session C3 Implementation of Boolean Functions

Co-Chairs : *Yusuke Matsunaga – Fujitsu Laboratories, Ltd., Japan*  
*Hiroyuki Ochi – Hiroshima City Univ., Japan*

<b>C3.1</b>	<b>Exact minimization of fixed polarity Reed-Muller expressions for incompletely specified functions</b>	
	<i>Debatosh Debnath, Tsutomu Sasao</i> .....	247
<b>C3.2</b>	<b>An Efficient Framework of Using Various Decomposition Methods to Synthesize LUT Networks and Its Evaluation</b>	
	<i>Shigeru Yamashita, Hiroshi Sawada, Akira Nagoya</i> .....	253
<b>C3.3</b>	<b>Three Parameters to Find Functional Decompositions</b>	
	<i>Tsutomu Sasao, Ken-ichi Kurimoto</i> .....	259

## Session D3 Physical Design Planning

Co-Chairs : *Wayne W.-M. Dai – Univ. of California, Santa Cruz, USA*  
*Shuji Tsukiyama – Chuo Univ., Japan*

<b>D3.1</b>	<b>Delay-Optimal Wiring Plan for the Microprocessor of High Performance Computing Machines</b>	
	<i>Jun Kikuchi, Tetsuo Sasaki, Tohru Hashimoto, Kazuhisa Miyamoto</i> .....	265
<b>D3.2</b>	<b>MMP : A Novel Placement Algorithm for Combined Macro Block and Standard Cell Layout Design</b>	
	<i>Hong Yu, Xianlong Hong, Yici Cai</i> .....	271
<b>D3.3</b>	<b>Dynamic Weighting Monte Carlo for Constrained Floorplan Designs in Mixed Signal Application</b>	
	<i>Jason Cong, Tianming Kong, Dongmin Xu, Faming Liang, Jun S. Liu, Wing Hung Wong</i> .....	277

## Session E3 Methodologies for Reliable Design

Co-Chairs : *Mitiko Miura-Mattausch – Hiroshima Univ., Japan*  
*Andrzej J. Strojwas – Carnegie Mellon Univ., USA*

<b>E3.1</b>	<b>Symbolic Circuit-Noise Analysis and Modeling with Determinant Decision Diagrams</b>	
	<i>XiangDong Tan, C.-J. Richard Shi</i> .....	283
<b>E3.2</b>	<b>Gate-Level Aged Timing Simulation Methodology for Hot-Carrier Reliability Assurance</b>	
	<i>Yoshiyuki Kawakami, Jingkun Fang, Hirokazu Yonezawa, Nobufusa Iwanishi, Lifeng Wu, Alvin I-Hsien Chen, Norio Koike, Ping Chen, Chune-Sin Yeh, Zhihong Liu</i> .....	289
<b>E3.3</b>	<b>Embedded Tutorial : Subwavelength Lithography Technologies (PSM, OPC)</b>	
	<i>Tsuneo Terasawa</i> .....	295

## Session A4 Synthesis for System-On-A-Chip

Co-Chairs : *Rolf Ernst – Technical Univ. Braunschweig, Germany*  
*Ahmed A. Jerraya – TIMA Laboratory, France*

<b>A4.1</b>	<b>Embedded Tutorial : IC Design Technology for Building System-On-A-Chip</b>	
	<i>Rajesh Gupta</i> .....	301
<b>A4.2</b>	<b>Thread Partitioning Method for Hardware Compiler Bach</b>	
	<i>Mizuki Takahashi, Nagisa Ishiura, Akihisa Yamada, Takashi Kambe</i> .....	303
<b>A4.3</b>	<b>An Area/Time Optimizing Algorithm in High-Level Synthesis for Control-Based Hardwares (Short Paper)</b>	
	<i>Nozomu Togawa, Masayuki Ienaga, Masao Yanagisawa, Tatsuo Ohtsuki</i> .....	309
<b>A4.4</b>	<b>A Timing-Driven Synthesis of Arithmetic Circuits using Carry-Save-Adders (Short Paper)</b>	
	<i>Taewhan Kim, Junhyung Um</i> .....	313

## Session B4 Reconfigurable Computation

Co-Chairs : *Toshiaki Miyazaki – NTT Network Innovation Laboratories, Japan*  
*Tetsuo Hironaka – Hiroshima City Univ., Japan*

<b>B4.1</b>	<b>Communicating Logic : An Alternative Embedded Stream Processing Paradigm</b>	
	<i>Norbert Imlig, Ryusuke Konishi, Tsunemichi Shiozawa, Kiyoshi Oguri, Kouichi Nagami, Hideyuki Ito, Minoru Inamori, Hiroshi Nakada</i> .....	317
<b>B4.2</b>	<b>A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Re-configuration</b>	
	<i>Kazuhito Ito</i> .....	323
<b>B4.3</b>	<b>Invited Talk : Reconfigurable Computing: Its Concept and a Practical Embodiment using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI</b>	
	<i>Masakazu Yamashina, Masato Motomura</i> .....	329

## Session C4 Synthesis for Low Power

Co-Chairs : *Akira Nagoya – NTT Communication Science Laboratories, Japan*  
*Manish Pandey – Cadence Design Systems, Inc., USA*

<b>C4.1</b>	<b>Power Reduction by Simultaneous Voltage Scaling and Gate Sizing</b>	
	<i>Chunhong Chen, Majid Sarrafzadeh</i> .....	333
<b>C4.2</b>	<b>Analysis of Power-Clocked CMOS with Application to the Design of Energy-Recovery Circuits</b>	
	<i>Massoud Pedram, Xunwei Wu</i> .....	339
<b>C4.3</b>	<b>Low-Power Design of Sequential Circuits Using a Quasi-Synchronous Derived Clock</b>	
	<i>Xunwei Wu, Jian Wei, Massoud Pedram, Qing Wu</i> .....	345
<b>C4.4</b>	<b>FSM Decomposition by Direct Circuit Manipulation Applied to Low Power Design</b>	
	<i>Jose C. Monteiro, Arlindo L. Oliveira</i> .....	351

## Session D4 (Panel Discussion)

### Timing Closure : The Solution and Its Problems

- Organizer: *Ralph H.J.M. Otten – Delft University of Technology, The Netherlands*  
Moderator: *Ralph H.J.M. Otten – Delft University of Technology, The Netherlands*  
Panelists: *Raul Camposano (Synopsys, Inc., USA), Oliver Coudert (Monterey Design Systems, Inc., USA), Patrick Groeneveld (Magma Design Automation, USA), Leon Stok (Thomas J. Watson Research Center, IBM, USA) . . . . . 359*

## Session E4

### MOSFET Device Optimization

- Co-Chairs : *Naoyuki Shigyo – Toshiba Corp., Japan*  
*C.-J. Richard Shi – Univ. of Washington, USA*

- E4.1 High Performance of Short-Channel MOSFETs due to an Elevated Central-Channel Doping**  
*M. Tanaka, N. Tokida, T. Okagaki, M. Miura-Mattausch, W. Hansch, H. J. Mattausch . . . . . 365*
- E4.2 Circuit Performance Oriented Device Optimization using BSIM3 Pre-Silicon Model Parameters**  
*Mikako Miyama, Shiro Kamohara . . . . . 371*
- E4.3 Embedded Tutorial : Design for Manufacturability**  
*Andrzej J. Strojwas . . . . . 375*

## Session A5

### Low Power Design : System Approach

- Co-Chairs : *Keshab K. Parhi – Univ. of Minnesota, USA*  
*Koji Kotani – Tohoku Univ., Japan*

- A5.1 Embedded Tutorial : Low-Power Silicon Architectures for Wireless Communications**  
*Jan Rabaey . . . . . 377*
- A5.2 Run-time Power Control Scheme using Software Feedback Loop for Low-power Real-time Application**  
*Seongsoo Lee, Takayasu Sakurai . . . . . 381*
- A5.3 An Interleaved Dual-Battery Power Supply for Battery-Operated Electronics**  
*Qing Wu, Qinru Qiu, Massoud Pedram . . . . . 387*

## Session B5 System Design and Debugging

Co-Chairs : *Rajesh Gupta – Univ. of California, Irvine, USA*  
*Takashi Kambe – Sharp Corp., Japan*

<b>B5.1</b>	<b>Embedded Tutorial : Multilanguage System Design</b>	
	<i>Rolf Ernst, Ahmed A. Jerraya</i> .....	391
<b>B5.2</b>	<b>Symbolic Debugging of Globally Behavioral Specifications</b>	
	<i>Darko Kirovski, Inki Hong, Miodrag Potkonjak, Marios C. Papaefthymiou</i> .....	397
<b>B5.3</b>	<b>Fast Development of Source-level Debugging System Using Hardware Emulation (Short Paper)</b>	
	<i>Sang-Joon Nam, Jun-Hee Lee, Byoung-Woon Kim, Yeon-Ho Im, Young-Su Kwon, Kyong-Gu Kang, Chong-Min Kyung</i> .....	401
<b>B5.4</b>	<b>Methodology for Hardware/Software Co-verification in C/C++ (Short Paper)</b>	
	<i>Luc Semeria, Abhijit Ghosh</i> .....	405

## Session C5 Optimization Issues in Logic Synthesis

Co-Chairs : *Tsutomu Sasao – Kyushu Inst. of Technology, Japan*  
*Shin'ichi Minato – NTT Network Innovation Laboratories, Japan*

<b>C5.1</b>	<b>Performance-Optimal Clustering with Retiming for Sequential Circuits</b>	
	<i>Tzu-Chieh Tien, Youn-Long Lin</i> .....	409
<b>C5.2</b>	<b>IBAW: An Implication-Tree Based Alternative-Wiring Logic Transformation Algorithm</b>	
	<i>Wangning Long, Yu-Liang Wu, Jinian Bian</i> .....	415
<b>C5.3</b>	<b>On Mixture Density and Maximum Likelihood Power Estimation via Expectation-Maximization</b>	
	<i>R. Chandramouli, Vamsi K. Srikantam</i> .....	423

## Session D5 Novel Techniques in Advanced Partitioning

Co-Chairs : *Shin'ichi Wakabayashi – Hiroshima Univ., Japan*  
*Tetsushi Koide – Univ. of Tokyo, Japan*

<b>D5.1</b>	<b>Edge Separability Based Circuit Clustering with Application to Circuit Partitioning</b>	
	<i>Jason Cong, Sung Kyu Lim</i> .....	429
<b>D5.2</b>	<b>Feasible Two-Way Circuit Partitioning with Complex Resource Constraints</b>	
	<i>Hsun-Cheng Lee, Ting-Chi Wang</i> .....	435
<b>D5.3</b>	<b>Performance Driven Multiway Partitioning</b>	
	<i>Jason Cong, Sung Kyu Lim</i> .....	441

## Session E5 Efficient Estimation for Interconnection

Co-Chairs : *Hiroshi Matsumoto – NEC Corp., Japan*  
*Xianlong Hong – Tsinghua Univ., China*

<b>E5.1</b>	<b>Hierarchical Computation of 3-D Interconnect Capacitance using Direct Boundary Element Method</b>	
	<i>Jiangchun Gu, Zeyi Wang, Xianlong Hong</i> .....	447
<b>E5.2</b>	<b>A Simplified Hybrid Method for Calculating the Frequency-dependent Inductances of Transmission Lines with Rectangular Cross Section</b>	
	<i>Shuzhou Fang, Xiaobo Tang, Zeyi Wang, Xianlong Hong</i> .....	453
<b>E5.3</b>	<b>An Analytic Calculation Method for Delay Time of RC-class Interconnects</b>	
	<i>W. K. Kal, S. Y. Kim</i> .....	457
<b>E5.4</b>	<b>A New Efficient Waveform Simulation Method for RLC Interconnect via Amplitude and Phase Approximation</b>	
	<i>Xiaodong Yang, Walter H. Ku, Chung-Kuan Cheng</i> .....	463

## Session A6 Optimized LSI Design

Co-Chairs : *Chong-Min Kyung – Korea Advanced Inst. of Science and Technology, Korea*  
*Takashi Morie – Hiroshima Univ., Japan*

<b>A6.1</b>	<b>Optimization of VDD and VTH for Low-Power and High Speed Applications</b>	
	<i>Koichi Nose, Takayasu Sakurai</i> .....	469
<b>A6.2</b>	<b>Compact yet High Performance (CyHP) Library for Short Time-to-Market with New Technologies</b>	
	<i>Nguyen Minh Duc, Takayasu Sakurai</i> .....	475
<b>A6.3</b>	<b>A New CMAC Neural Network Architecture and Its ASIC Realization</b>	
	<i>Yuan-Bao Hsu, Kao-Shing Hwang, Chien-Yuan Pao, Jinn-Shyan Wang</i> .....	481

## Session B6 DSP and Memory Architecture

Co-Chairs : *Ichiro Kuroda – NEC Corp., Japan*  
*Keshab K. Parhi – Univ. of Minnesota, USA*

<b>B6.1</b>	<b>Retargetable Estimation Scheme for DSP Architecture Selection</b>	
	<i>Naji Ghazal, Richard Newton, Jan Rabaey</i> .....	485
<b>B6.2</b>	<b>Data Memory Minimization by Sharing Large Size Buffers</b>	
	<i>Hyunok Oh, Soonhoi Ha</i> .....	491
<b>B6.3</b>	<b>Array Allocation Taking into Account SDRAM Characteristics</b>	
	<i>Hong-Kai Chang, Youn-Long Lin</i> .....	497

## Session C6 Validation and Test

Co-Chairs : *Cheng-Wen Wu – Univ. of California, Santa Barbara, USA*  
*Tomoo Inoue – Hiroshima City Univ., Japan*

<b>C6.1</b>	<b>Causality Based Generation Of Directed Test Cases</b>	
	<i>Nina Saxena, Jacob Abraham, Avijit Saha</i> .....	503
<b>C6.2</b>	<b>Embedded Tutorial : Fault models and test generation for IDDQ Testing</b>	
	<i>Yoshinobu Higami, Kewal K. Saluja, Yuzo Takamatsu, Kozo Kinoshita</i> .....	509
<b>C6.3</b>	<b>Embedded Tutorial : Issues on SOC Testing in DSM Era</b>	
	<i>Takashi Aikyo</i> .....	515

## Session D6 Cell Generation & Process Dependent Issues

Co-Chairs : *Jun-Dong Cho – Sungkyunkwan Univ., Korea*  
*Yoichi Shiraishi – Gunma Univ., Japan*

<b>D6.1</b>	<b>A Cell Synthesis Method for Salicide Process</b>	
	<i>Kazuhisa Okada, Takayuki Yamanouchi, Takashi Kambe</i> .....	517
<b>D6.2</b>	<b>Monte-Carlo Algorithms for Layout Density Control</b>	
	<i>Yu Chen, Andrew B. Kahng, Gabriel Robins, Alex Zelikovsky</i> .....	523
<b>D6.3</b>	<b>Layout Generation of Array Cell for NMOS 4-phase Dynamic Logic (Short Paper)</b>	
	<i>Makoto Furuie, Bao-Yu Song, Yukihiro Yoshida, Takao Onoye, Isao Shirakawa</i> .....	529
<b>D6.4</b>	<b>A New Efficient Method for Substrate-Aware Device-Level Placement (Short Paper)</b>	
	<i>C. Lin, D. M. W. Leenaerts</i> .....	533

## Session E6 Analysis Techniques for Analog Circuits

Co-Chairs : *Mineo Kaneko – Japan Advanced Inst. of Science and Technology, Japan*  
*Peter M. Lee – Hitachi Ltd., Japan*

<b>E6.1</b>	<b>The Enhancing of Efficiency of the Harmonic Balance Analysis by Adaptation of Pre-conditioner to Circuit Nonlinearity</b>	
	<i>M. M. Gourary, S. G. Rusakov, S. L. Ulyanov, M. M. Zharov, K. K. Gullapalli, B. J. Mulvaney</i> .....	537
<b>E6.2</b>	<b>Analog-Testability Analysis by Determinant-Decision-Diagrams based Symbolic Analysis</b>	
	<i>Tao Pi, C.-J. Richard Shi</i> .....	541
<b>E6.3</b>	<b>A Method for Linking Process-level Variability to System Performances</b>	
	<i>Tomohiro Fujita, Ken-ichi Okada, Hiroaki Fujita, Hidetoshi Onodera, Keikichi Tamaru</i> .....	547

**Session A7**  
**Advanced Design Techniques for Deep-Submicron System-On-A-Chip**

Co-Chairs : *Kazuo Yano – Hitachi, Ltd., Japan*  
*Takao Onoye – Kyoto Univ., Japan*

<b>A7.1</b>	<b>Embedded Tutorial : Design Challenges for 0.1um and Beyond</b>	
	<i>Takayasu Sakurai</i> .....	553
<b>A7.2</b>	<b>A Hardware Accelerator for the Specular Intensity of Phong Illumination Model in 3-Dimensional Graphics</b>	
	<i>Young-Su Kwon, In-Cheol Park, Chong-Min Kyung</i> .....	559
<b>A7.3</b>	<b>Radix-4 Modular Multiplication and Exponentiation Algorithms for the RSA Public-Key Cryptosystem</b>	
	<i>Jin-Hua Hong, Cheng-Wen Wu</i> .....	565

**Session B7 (Special Session)**  
**Future of System Level Design Languages**

Chair : *Masaharu Imai – Osaka Univ., Japan*

<b>B7.1</b>	<b>SLDL and Rosetta</b>	
	<i>Steven Schulz – Texas Instruments, Inc., USA</i> .....	571
<b>B7.2</b>	<b>SystemC Standard</b>	
	<i>Guido Arnout</i> .....	573
<b>B7.3</b>	<b>Java based object oriented hardware specification and synthesis,</b>	
	<i>Tommy Kuhn, Wolfgang Rosenstiel</i> .....	579
<b>B7.4</b>	<b>Superlog, A Unified Design Language for System-on-chip</b>	
	<i>Peter Flake, Simon J. Davidmann</i> .....	583

**Session C7**  
**Delay Testing and Design-For-Testability**

Co-Chairs : *Yukiya Miura – Tokyo Metropolitan Univ., Japan*  
*Hiroshi Date – Inst. of Systems & Information Technologies Kyushu, Japan*

<b>C7.1</b>	<b>Performance Sensitivity Analysis Using Statistical Method and Its Applications to Delay Testing</b>	
	<i>Jing-Jia Liou, Angela Krstic, Kwang-Ting Cheng, Deb Aditya Mukherjee, Sandip Kundu</i> .....	587
<b>C7.2</b>	<b>A Testability Metric for Path Delay Faults and Its Application</b>	
	<i>Huan-Chih Tsai, Kwang-Ting Cheng, Vishwani D. Agrawal</i> .....	593
<b>C7.3</b>	<b>A Non-Scan DFT Method at Register-Transfer Level to Achieve Complete Fault Efficiency</b>	
	<i>Satoshi Ohtake, Hiroki Wada, Toshimitsu Masuzawa, Hideo Fujiwara</i> .....	599
<b>C7.4</b>	<b>A Sigma-Delta Modulation Based BIST Scheme for Mixed-Signal Circuits</b>	
	<i>Jiun-Lang Huang, Kwang-Ting Cheng</i> .....	605

**Session D7 (Panel Discussion)**  
**Industry-Academia Cooperation**

Organizer: *Tokenori Kozawa – STARC, Japan*  
Moderator: *Hiroto Yasuura – Kyushu Univ., Japan*  
Panelists: *Bill Joyner (SRC, USA), Jan Rabaey (Univ. of California, Berkeley, USA), Ivo Bolson (IMEC, Belgium), Yoshiaki Masuhara (Hitachi Ltd., Japan) . . . . . 611*

**Session E7**  
**Signal Integrity / Noise Issues in Deep-Submicron**

Co-Chairs : *Hidetoshi Onodera – Kyoto Univ., Japan*  
*Nobuo Fujii – Tokyo Inst. of Technology, Japan*

<b>E7.1</b>	<b>A 12b 50 MHz 3.3V CMOS Acquisition Time Minimized A/D Converter</b> <i>Young-Deuk Jeon, Byeong-Lyeol Jeon, Seung-Chul Lee, Sang-Min Yoo, Seung-Hoon Lee . . . . .</i>	<b>613</b>
<b>E7.2</b>	<b>A Benchmark Suite for Substrate Analysis</b> <i>Edoardo Charbon, Luis Miguel Silveira, Paolo Miliozzi . . . . .</i>	<b>617</b>
<b>E7.3</b>	<b>Embedded Tutorial : Substrate Crosstalk Analysis in Mixed Signal CMOS Integrated Circuits</b> <i>Makoto Nagata, Atsushi Iwata . . . . .</i>	<b>623</b>

**Session A8**  
**High Speed LSI Design for Entertainment Application**

Co-Chairs : *Takayasu Sakurai – Univ. of Tokyo, Japan*  
*Makoto Ikeda – Univ. of Tokyo, Japan*

<b>A8.1</b>	<b>Invited Talk : Importance of CAD Tools and Methodology in High Speed CPU Design</b> <i>Haruyuki Tago, Kazuhiro Hashimoto, Nobuyuki Ikumi, Masato Nagamatsu, Yasuyuki Yamamoto, Masakazu Suzuoki . . . . .</i>	<b>631</b>
<b>A8.2</b>	<b>300MHz design methodology of VU for Emotion Synthesis</b> <i>Takayuki Kamei, Hideki Takeda, Yukio Ootaguro, Takayoshi Shimazawa, Kazuhiko Tachibana, Shin'ichi Kawakami, Seiji Norimatsu, Fujio Ishihara, Toshinori Sato, Hiroaki Murakami, Nobuhiro Ide, Yukio Endo, Akira Aono, Atsushi Kunimatsu . . . . .</i>	<b>635</b>
<b>A8.3</b>	<b>Repeater Insertion Method and its application to a 300MHz 128-bit 2-way Superscalar Microprocessor</b> <i>Norman Kojima, Yukiko Parameswar, Christian Klingner, Yukio Ohtaguro, Masataka Matsui, Shigeaki Iwasa, Tatsuo Teruyama, Takayoshi Shimazawa, Hideki Takeda, Kouji Hashizume, Haruyuki Tago, Masaaki Yamada . . . . .</i>	<b>641</b>
<b>A8.4</b>	<b>Clock Design of 300MHz 128-bit 2-way Superscalar Microprocessor</b> <i>Fujio Ishihara, Christian Klingner, Ken-ichi Agawa . . . . .</i>	<b>647</b>

## Session B8 (Panel Discussion)

### One Language or More? (How Can We Design an SoC at a System Level?)

Organizer: *Masaharu Imai – Osaka Univ., Japan*

Moderator: *Gary Smith – Dataquest, USA*

Panelists: *Steven Schulz [SLDL] (Texas Instruments, Inc., USA), Karen Bartleson [SystemC] (Synopsys, Inc., USA), Daniel D. Gajski [SpecC] (Univ. of California, Irvine, USA), Peter Flake [Superlog] (Co-Design Automation, Inc., USA), Wolfgang Rosenstiel [Java] (Univ. of Tuebingen, Germany), Hiroto Yasuura [C/C++] (Kyushu Univ., Japan), Masaharu Imai [VHDL] (Osaka Univ., Japan) .....*

653

## Session D8 High Performance Partitioning

Co-Chairs : *Chung-Kuan Cheng – Univ. of California, San Diego, USA*  
*Toshiyuki Shibuya – Fujitsu Laboratories, Ltd., Japan*

### D8.1 Circuit Partitioning with Coupled Logic Restructuring Techniques

*Yu-Liang Wu, Xiao-Long Yuan, David Ihsin Cheng .....* 655

### D8.2 Improved Algorithms for Hypergraph Bipartitioning

*Andrew E. Caldwell, Andrew B. Kahng, Igor L. Markov .....* 661

### D8.3 Multi-way Partitioning Using Bi-partition Heuristics

*Maogang Wang, Sung Lim, Jason Cong, Majid Sarrafzadeh .....* 667

# Author Index

## A

Abematsu, Tatsumori .....(A1.13)(25)  
Abraham, Jacob .....(C6.1)(503)  
Agawa, Ken-ichi .....(A8.4)(647)  
Agrawal, Vishwani D. ....(C7.2)(593)  
Aikyo, Takashi .....(C6.3)(515)  
Amano, Hideharu .....(A1.16)(31)  
Aono, Akira .....(A8.2)(635)  
Arnout, Guido .....(B7.2)(573)  
Asada, Kunihiro .....(A1.11)(21)  
Asher, Jeet .....(A2.1)(111)

## B

Baba, Katsutoshi .....(D1.2)(93)  
Baohua, Wang .....(D1.4)(105)  
Bian, Jinian .....(C5.2)(415)  
Brown, Stephen S. ....(A2.1)(111)

## C

Cai, Yici .....(D3.2)(271)  
Caldwell, Andrew E. ....(D8.2)(661)  
Chae, Soo-I. ....(A1.18)(35)  
Chaiyakul, Viraphol .....(B1.1)(37)  
.....(B1.2)(43)  
Chan, Cheong-F. ....(A1.8)(15)  
Chandramouli, R. ....(C5.3)(423)  
Chang, Hong-Kai .....(B6.3)(497)  
Charbon, Edoardo .....(E7.2)(617)  
Chen, Alvin I-Hsien .....(E3.2)(289)  
Chen, Chunhong .....(C4.1)(333)  
Chen, Dao-Zhen .....(B3.1)(229)  
Chen, Ping .....(E3.2)(289)  
Chen, Yu .....(D6.2)(523)  
Cheng, Chung-Kuan .....(E5.4)(463)  
Cheng, David Ihsin .....(D8.1)(655)  
Cheng, Kwang-Ting .....(C7.1)(587)  
.....(C7.2)(593)  
.....(C7.4)(605)  
Cheng, Roger S. ....(A1.2)(3)

Choi, Kiyoung .....(A3.1)(217)  
.....(C2.3)(169)  
Choy, Chin-S. ....(A1.8)(15)  
Chung, Jin-H. ....(A1.9)(17)  
Cong, Jason .....(C2.1)(157)  
.....(D3.3)(277)  
.....(D5.1)(429)  
.....(D5.3)(441)  
.....(D8.3)(667)

## D

Dai, Wayne W.-M. ....(E2.3)(205)  
.....(E2.4)(211)  
Davidmann, Simon J. ....(B7.4)(583)  
Debnath, Debatosh .....(C3.1)(247)  
Deguchi, Takahiro .....(D1.3)(99)  
Doemer, Rainer .....(B1.3)(49)  
Duc, Nguyen Minh .....(A6.2)(475)

## E

Endo, Yukio .....(A8.2)(635)  
Ernst, Rolf .....(B5.1)(391)

## F

Fan, Nong .....(B1.2)(43)  
Fang, Jingkun .....(E3.2)(289)  
Fang, Shuzhou .....(E5.2)(453)  
Flake, Peter .....(B7.4)(583)  
Forth, Riccardo .....(C1.1)(61)  
Fujita, Hiroaki .....(E6.3)(547)  
Fujita, Masahiro .....(C1.2)(67)  
Fujita, Takafumi .....(A1.11)(21)  
Fujita, Tomohiro .....(E6.3)(547)  
Fujiwara, Hideo .....(C7.3)(599)  
Furuie, Makoto .....(D6.3)(529)

## G

Gajski, Daniel D. ....(B1.1)(37)  
.....(B1.2)(43)  
.....(B1.3)(49)

Ghazal, Naji ..... (B6.1)(485)  
 Ghosh, Abhijit ..... (B5.4)(405)  
 Givargis, Tony ..... (B2.2)(141)  
 Gourary, M. M. .... (E6.1)(537)  
 Gu, Jiangchun ..... (E5.1)(447)  
 Gullapalli, K. K. .... (E6.1)(537)  
 Gupta, Rajesh K. .... (A2.2)(117)  
 ..... (A4.1)(301)

## H

Ha, Soonhoi ..... (B6.2)(491)  
 Hansch, W. .... (E4.1)(365)  
 Hartenstein, Reiner ..... (C2.2)(163)  
 Hashimoto, Kazuhiro ..... (A8.1)(631)  
 Hashimoto, Tohru ..... (D3.1)(265)  
 Hashizume, Kouji ..... (A8.3)(641)  
 Henkel, Joerg ..... (B2.2)(141)  
 Herz, Michael ..... (C2.2)(163)  
 Higami, Yoshinobu ..... (C6.2)(509)  
 Hironaka, Tetsuo ..... (A1.15)(29)  
 Hoffmann, Thomas ..... (C2.2)(163)  
 Homma, Mitsuru ..... (A1.10)(19)  
 Hong, Inki ..... (B5.2)(397)  
 Hong, Jin-Hua ..... (A7.3)(565)  
 Hong, Xianlong ..... (D3.2)(271)  
 ..... (E5.1)(447)  
 ..... (E5.2)(453)  
 Hsu, Yuan-Bao ..... (A6.3)(481)  
 Huang, Chih-T. .... (A1.6)(11)  
 Huang, Heng-Liang ..... (B2.1)(135)  
 Huang, Ing-Jer ..... (B3.1)(229)  
 Huang, Jing-R. .... (A1.6)(11)  
 Huang, Jiun-Lang ..... (C7.4)(605)  
 Hwang, Kao-Shing ..... (A6.3)(481)

## I

Ide, Nobuhiro ..... (A8.2)(635)  
 Ienaga, Masayuki ..... (A4.3)(309)  
 Igarashi, Mutsunori ..... (A2.3)(123)  
 Iguchi, Yukihiro ..... (C1.3)(73)  
 Ikeda, Makoto ..... (A1.11)(21)  
 Ikumi, Nobuyuki ..... (A8.1)(631)  
 Im, Yeon-Ho ..... (B5.3)(401)  
 Imlig, Norbert ..... (B4.1)(317)

Inamori, Minoru ..... (B4.1)(317)  
 Iseno, Atsumu ..... (C1.3)(73)  
 Ishihara, Fujio ..... (A8.2)(635)  
 ..... (A8.4)(647)  
 Ishiura, Nagisa ..... (A4.2)(303)  
 Ito, Hideyuki ..... (B4.1)(317)  
 Ito, Kazuhito ..... (B4.2)(323)  
 Iwanishi, Nobufusa ..... (E3.2)(289)  
 Iwasa, Shigeaki ..... (A8.3)(641)  
 Iwashita, Hiroaki ..... (C1.4)(77)  
 Iwata, Atsushi ..... (A1.10)(19)  
 ..... (E7.3)(623)  
 ..... (A1.12)(23)

## J

Jain, Jawahar ..... (C1.2)(67)  
 Jejurikar, Ravindra ..... (A2.2)(117)  
 Jeon, Byeong-Lyeol ..... (E7.1)(613)  
 Jeon, Young-Deuk ..... (E7.1)(613)  
 Jeong, Byungil ..... (C2.3)(169)  
 Jeong, S. .... (A1.4)(7)  
 Jerraya, Ahmed A. .... (B5.1)(391)  
 Jou, Jing-Yang ..... (B2.1)(135)

## K

Kahng, Andrew B. .... (D6.2)(523)  
 ..... (D8.2)(661)  
 Kajitani, Yoji ..... (D1.1)(87)  
 Kal, W. K. .... (E5.3)(457)  
 Kambe, Takashi ..... (A4.2)(303)  
 ..... (D6.1)(517)  
 Kamei, Takayuki ..... (A8.2)(635)  
 Kamohara, Shiro ..... (E4.2)(371)  
 Kang, Kyong-Gu ..... (B5.3)(401)  
 Kang, Sang-C. .... (A1.18)(35)  
 Kawaguti, Takahiro ..... (A1.16)(31)  
 Kawakami, Shin'ichi ..... (A8.2)(635)  
 Kawakami, Yoshiyuki ..... (E3.2)(289)  
 Kennings, Andrew A. .... (D2.2)(179)  
 Kida, Hiroyuki ..... (A1.13)(25)  
 Kikuchi, Jun ..... (D3.1)(265)  
 Kim, Byoung-Woon ..... (B5.3)(401)  
 Kim, Dong-G. .... (A1.18)(35)  
 Kim, S. Y. .... (E5.3)(457)

Kim, Taewhan	(A4.4)(313)
Kim, Y.	(A1.4)(7)
Kimura, Shinji	(A1.13)(25) (C1.5)(81)
Kin, Johnson S.	(B3.3)(241)
Kinoshita, Kozo	(C6.2)(509)
Kirovski, Darko	(B5.2)(397)
Klingner, Christian	(A8.3)(641)
Klingner, Christian	(A8.4)(647)
Kobayashi, Hiroaki	(A1.14)(27)
Koide, Tetsuhi	(A1.5)(9) (D1.3)(99)
Koike, Norio	(E3.2)(289)
Kojima, Norman	(A8.3)(641)
Kong, Tianming	(D3.3)(277)
Konishi, Ryusuke	(B4.1)(317)
Krstic, Angela	(C7.1)(587)
Ku, Walter H.	(E5.4)(463)
Kubo, Yukiko	(D1.1)(87)
Kuhn, Tommy	(B7.3)(579)
Kundu, Sandip	(C7.1)(587)
Kunimatsu, Atsushi	(A8.2)(635)
Kurimoto, Ken-ichi	(C3.3)(259)
Kwan, Louis Chung-Y.	(A1.3)(5)
Kwon, Young-Su	(A7.2)(559) (B5.3)(401)
Kyung, Chong-Min	(A7.2)(559) (B5.3)(401)

## L

Lea, Chin-T.	(A1.3)(5)
Lee, Bu-Y.	(A1.17)(33)
Lee, Chunho	(B3.3)(241)
Lee, D.	(A1.4)(7)
Lee, Hsun-Cheng	(D5.2)(435)
Lee, J.	(A1.4)(7)
Lee, Jun-Hee	(B5.3)(401)
Lee, M.	(A1.4)(7)
Lee, Mike M-O.	(A1.9)(17)
Lee, S.	(A1.4)(7)
Lee, Seongsoo	(A5.2)(381)
Lee, Seung-Chul	(E7.1)(613)
Lee, Seung-Hoon	(E7.1)(613)
Lee, Seung-M.	(A1.9)(17)

Lee, Sunghyun	(C2.3)(169)
Leenaerts, D. M. W.	(D6.4)(533)
Leung, Oliver Y-h.	(A1.2)(3)
Leupers, Rainer	(B3.2)(235)
Liang, Faming	(D3.3)(277)
Lim, Joonho	(A1.18)(35)
Lim, Sung Kyu	(D5.1)(429) (D5.3)(441)
Lim, Sung	(D8.3)(667)
Lin, Albert	(E2.2)(197)
Lin, C.	(D6.4)(533)
Lin, Jiing-Yuan	(B2.1)(135)
Lin, Michael C.-J.	(A1.1)(1)
Lin, Youn-L.	(A1.1)(1)
Lin, Youn-Long	(B6.3)(497) (C5.1)(409)
Liou, Jing-Jia	(C7.1)(587)
Liu, Jun S.	(D3.3)(277)
Liu, Mingqing	(E2.4)(211)
Liu, Zhihong	(E3.2)(289)
Long, Wangning	(C5.2)(415)
Low, Yee L.	(E2.3)(205)

## M

Mangione-Smith, William H.	(A2.1)(111) (B3.3)(241)
Markov, Igor L.	(D2.2)(179) (D8.2)(661)
Maruoka, Shinji	(C1.5)(81)
Maruyama, Hitoshi	(A1.14)(27)
Masuzawa, Toshimitsu	(C7.3)(599)
Matsui, Masataka	(A8.3)(641)
Matsuura, Munehiro	(C1.3)(73)
Mattausch, H. J.	(E4.1)(365)
Mattausch, M. Miura	(E4.1)(365)
Milliozzi, Paolo	(E7.2)(617)
Miyama, Mikako	(E4.2)(371)
Miyamoto, Kazuhisa	(D3.1)(265)
Mo, Fan	(A1.7)(13)
Molitor, Paul	(C1.1)(61)
Monteiro, Jose C.	(C4.4)(351)
Mori, Shojiro	(B1.1)(37)
Morie, Takashi	(A1.10)(19) (A1.12)(23)

Motomura, Masato ..... (B4.3)(329)  
Mukherjee, Deb Aditya ..... (C7.1)(587)  
Mukherjee, Rajarshi ..... (C1.2)(67)  
Mulvaney, B. J. .... (E6.1)(537)  
Murakami, Hiroaki ..... (A8.2)(635)  
Murakoshi, Kenichi ..... (A1.12)(23)

## N

Nagamatsu, Masato ..... (A8.1)(631)  
Nagami, Kouichi ..... (B4.1)(317)  
Nagata, Makoto ..... (A1.10)(19)  
..... (A1.12)(23)  
..... (E7.3)(623)  
Nageldinger, Ulrich ..... (C2.2)(163)  
Nagoya, Akira ..... (C3.2)(253)  
Nakada, Hiroshi ..... (B4.1)(317)  
Nakamura, Kazuhiro ..... (C1.5)(81)  
Nakamura, Tadao ..... (A1.14)(27)  
Nakata, Tsuneo ..... (C1.4)(77)  
Nakatake, Shigetoshi ..... (D1.1)(87)  
Nam, Sang-Joon ..... (B5.3)(401)  
Newton, Richard ..... (B6.1)(485)  
Nezuka, Tomohiro ..... (A1.11)(21)  
Nishimura, Naoki ..... (A1.15)(29)  
Norimatsu, Seiji ..... (A8.2)(635)  
Nose, Koichi ..... (A6.1)(469)  
Nukiyama, Tom ..... (B1.1)(37)

## O

O'conner, Kevin J. .... (E2.3)(205)  
Ochi, Hiroyuki ..... (A1.17)(33)  
Oguri, Kiyoshi ..... (B4.1)(317)  
Oh, Hyunok ..... (B6.2)(491)  
Ohtaguro, Yukio ..... (A8.3)(641)  
Ohtake, Satoshi ..... (C7.3)(599)  
Ohtsuki, Tatsuo ..... (A4.3)(309)  
Okada, Kazuhisa ..... (D6.1)(517)  
Okada, Ken-ichi ..... (E6.3)(547)  
Okagaki, T. .... (E4.1)(365)  
Oliveira, Arlindo L. .... (C4.4)(351)  
Onodera, Hidetoshi ..... (E6.3)(547)  
Onoye, Takao ..... (D6.3)(529)  
Ootaguro, Yukio ..... (A8.2)(635)

## P

Pao, Chien-Yuan ..... (A6.3)(481)  
Papaefthymiou, Marios C. .... (B5.2)(397)  
Parameswar, Yukiko ..... (A8.3)(641)  
Parameswaran, Sri ..... (B2.3)(147)  
Parhi, Keshab K. .... (A3.2)(221)  
..... (B2.5)(153)  
Park, In-Cheol ..... (A7.2)(559)  
Pedram, Massoud ..... (A5.3)(387)  
..... (C4.2)(339)  
..... (C4.3)(345)  
Pi, Tao ..... (E6.2)(541)  
Potkonjak, Miodrag ..... (B1.4)(55)  
..... (B3.3)(241)  
..... (B5.2)(397)

## Q

Qiu, Qinru ..... (A5.3)(387)  
Qu, Gang ..... (B1.4)(55)

## R

Rabaey, Jan ..... (A5.1)(377)  
..... (B6.1)(485)  
Rae, Allan ..... (B2.3)(147)  
Ramanathan, Dinesh ..... (A2.2)(117)  
Robins, Gabriel ..... (D6.2)(523)  
Rosenberg, Larry ..... (B1.1)(37)  
Rosenstiel, Wolfgang ..... (B7.3)(579)  
Roy, Subir K. .... (C1.4)(77)  
Rusakov, S. G. .... (E6.1)(537)

## S

Saha, Avijit ..... (C6.1)(503)  
Sakamoto, Hirofumi ..... (A1.17)(33)  
Sakurai, Takayasu ..... (A5.2)(381)  
..... (A6.1)(469)  
..... (A6.2)(475)  
..... (A7.1)(553)  
Saluja, Kewal K. .... (C6.2)(509)  
Sarrafzadeh, Majid ..... (C4.1)(333)  
..... (D2.3)(185)  
..... (D8.3)(667)  
Sasaki, Hiroshi ..... (A1.14)(27)

Sasaki, Takahiro ..... (A1.15)(29)  
Sasaki, Tetsuo ..... (D3.1)(265)  
Sasao, Tsutomu ..... (C1.3)(73)  
  (C3.1)(247)  
  (C3.3)(259)  
Sato, Toshinori ..... (A8.2)(635)  
Sawada, Hiroshi ..... (C3.2)(253)  
Saxena, Nina ..... (C6.1)(503)  
Schulz, Steven ..... (B7.1)(571)  
Semeria, Luc ..... (B5.4)(405)  
Shen, Wen-Zen ..... (B2.1)(135)  
Shi, C.-J. Richard ..... (E3.1)(283)  
  (E6.2)(541)  
Shimazawa, Takayoshi ..... (A8.2)(635)  
  (A8.3)(641)  
Shin, Youngsoo ..... (A3.1)(217)  
Shiozawa, Tsunemichi ..... (B4.1)(317)  
Shirakawa, Isao ..... (D6.3)(529)  
Shoji, Nobuyoshi ..... (A1.14)(27)  
Silveira, Luis Miguel ..... (E7.2)(617)  
Siu, Pui-L. .... (A1.8)(15)  
Song, Bao-Yu ..... (D6.3)(529)  
Srikantam, Vamsi K. .... (C5.3)(423)  
Strojwas, Andrzej J. .... (E4.3)(375)  
Sundararajan, Vijay ..... (A3.2)(221)  
  (B2.5)(153)  
Suzuki, Katsuharu ..... (E2.3)(205)  
Suzuki, Takayuki ..... (A1.16)(31)  
Suzuoki, Masakazu ..... (A8.1)(631)

## T

Tachibana, Kazuhiko ..... (A8.2)(635)  
Tago, Haruyuki ..... (A8.1)(631)  
  (A8.3)(641)  
Tai, King L. .... (E2.1)(191)  
  (E2.3)(205)  
Takagi, Kazuyoshi ..... (A1.13)(25)  
Takahashi, Mizuki ..... (A4.2)(303)  
Takahashi, Toshihiko ..... (D2.1)(175)  
Takamatsu, Yuzo ..... (C6.2)(509)  
Takashima, Yasuhiro ..... (D1.1)(87)  
Takayama, Koichiro ..... (C1.2)(67)  
Takeda, Hideki ..... (A8.2)(635)  
  (A8.3)(641)

Takeda, Naoki ..... (A1.10)(19)  
Taki, Kazuo ..... (A1.17)(33)  
Tamaru, Keikichi ..... (E6.3)(547)  
Tan, XiangDong ..... (E3.1)(283)  
Tanaka, M. .... (E4.1)(365)  
Tang, Tin-Y. .... (A1.8)(15)  
Tang, Xiaobo ..... (E5.2)(453)  
Terasawa, Tsuneko ..... (E3.3)(295)  
Teruyama, Tatsuo ..... (A8.3)(641)  
Tien, Tzu-Chieh ..... (C5.1)(409)  
Togawa, Nozomu ..... (A4.3)(309)  
Tokida, N. .... (E4.1)(365)  
Toshine, Nayoshi ..... (A1.5)(9)  
Tsai, Huan-Chih ..... (C7.2)(593)  
Tsuda, Takao ..... (A1.17)(33)  
Tsui, Chi-Y. .... (A1.2)(3)  
  (A1.3)(5)  
Tsujii, Naofumi ..... (D1.2)(93)  
Tsukioka, Hideaki ..... (A1.14)(27)  
Tsukiyama, Shuji ..... (D1.2)(93)

## U

Uda, Ken'ichiro ..... (A1.17)(33)  
Ueno, Hajime ..... (A1.5)(9)  
Ulyanov, S. L. .... (E6.1)(537)  
Um, Junhyung ..... (A4.4)(313)  
Usami, Kimiyoshi ..... (A2.3)(123)

## V

Vahid, Frank ..... (B2.2)(141)

## W

Wada, Hiroki ..... (C7.3)(599)  
Wakabayashi, Shin'ichi ..... (A1.5)(9)  
  (D1.3)(99)  
Wang, Jinn-Shyan ..... (A3.3)(225)  
  (A6.3)(481)  
Wang, Maogang ..... (D2.3)(185)  
  (D8.3)(667)  
Wang, Michael X. .... (E2.3)(205)  
Wang, Ting-Chi ..... (D5.2)(435)  
Wang, Zeyi ..... (E5.1)(447)  
  (E5.2)(453)

Watanabe, Katsumasa ..... (A1.13)(25)  
(C1.5)(81)  
Wei, Jian ..... (C4.3)(345)  
Wolf, Wayne ..... (A2.4)(129)  
Wong, Jennifer L. .... (B1.4)(55)  
Wong, Wing Hung ..... (D3.3)(277)  
Wu, Allen C.-H. .... (B1.1)(37)  
Wu, Cheng-W. .... (A1.6)(11)  
Wu, Cheng-Wen ..... (A7.3)(565)  
Wu, Lifeng ..... (E3.2)(289)  
Wu, Qing ..... (A5.3)(387)  
(C4.3)(345)  
Wu, Xunwei ..... (C4.2)(339)  
(C4.3)(345)  
Wu, Yu-Liang ..... (C5.2)(415)  
(D8.1)(655)

## X

Xianlong, Hong ..... (D1.4)(105)  
Xie, Yuan ..... (A2.4)(129)  
Xu, Dongmin ..... (D3.3)(277)  
Xu, Songjie ..... (C2.1)(157)

## Y

Yamada, Akihisa ..... (A4.2)(303)  
Yamada, Masaaki ..... (A8.3)(641)  
Yamamoto, Yasuyuki ..... (A8.1)(631)  
Yamane, Masataka ..... (A1.5)(9)  
Yamanouchi, Takayuki ..... (D6.1)(517)  
Yamashina, Masakazu ..... (B4.3)(329)  
Yamashita, Shigeru ..... (C3.2)(253)  
Yan, Zhang ..... (D1.4)(105)

Yanagisawa, Masao ..... (A4.3)(309)  
Yang, Po-Hui ..... (A3.3)(225)  
Yang, Xiaodong ..... (E5.4)(463)  
Yeh, Chune-Sin ..... (E3.2)(289)  
Yici, Cai ..... (D1.4)(105)  
Yonezawa, Hirokazu ..... (E3.2)(289)  
Yoo, Sang-Min ..... (E7.1)(613)  
Yoo, Sungjoo ..... (C2.3)(169)  
Yoon, Hying-S. .... (A1.9)(17)  
Yoshida, Yukihiro ..... (D6.3)(529)  
Yu, Hong ..... (D3.2)(271)  
Yu, Jun ..... (A1.7)(13)  
Yuan, Xiao-Long ..... (D8.1)(655)

## Z

Zelikovsky, Alex ..... (D6.2)(523)  
Zhang, Qianling ..... (A1.7)(13)  
Zhang, Yiha ..... (A1.7)(13)  
Zharov, M. M. .... (E6.1)(537)

## Session Index

- Session A1 (Special Session) University LSI Design Contest
- Session B1 IP Reuse and Protection Methods
- Session C1 Decision Diagrams and Verification Methods
- Session D1 Routing in Deep-Submicron
- Session A2 (Special Session) CAD for Embedded Systems
- Session B2 System-Level Power Optimization & Estimation
- Session C2 Design Environment for FPGA
- Session D2 Placement Consistent with Routing
- Session E2 (Special Session) System-In-Package (SIP)
- Session A3 Low Power Design Implementation
- Session B3 Embedded Software
- Session C3 Implementation of Boolean Functions
- Session D3 Physical Design Planning
- Session E3 Methodologies for Reliable Design
- Session A4 Synthesis for System-On-A-Chip
- Session B4 Reconfigurable Computation
- Session C4 Synthesis for Low Power
- Session D4 (Panel Discussion) Timing Closure--The Solution and Its Problems
- Session E4 MOSFET Device Optimization
- Session A5 Low Power Design System Approach
- Session B5 System Design and Debugging
- Session C5 Optimization Issues in Logic Synthesis
- Session D5 Novel Techniques in Advanced Partitioning
- Session E5 Efficient Estimation for Interconnection
- Session A6 Optimized LSI Design
- Session B6 DSP and Memory Architecture
- Session C6 Validation and Test
- Session D6 Cell Generation & Process Dependent Issues
- Session E6 Analysis Techniques for Analog Circuits
- Session A7 Advanced Design Techniques for Deep-Submicron  
System-On-A-Chip
- Session B7 (Special Session) Future of System Level Design Languages
- Session C7 Delay Testing and Design-For-Testability
- Session D7 (Panel Discussion) Industry-Academia Cooperation
- Session E7 Signal Integrity / Noise Issues in Deep-Submicron
- Session A8 High Speed LSI Design for Entertainment Application
- Session B8 (Panel Discussion) One Language or More? (How Can We Design  
an SoC at a System Level?)
- Session D8 High Performance Partitioning