

West Bridge[®] Astoria[™] Technical Reference Manual

Document # 001-70142 Rev. *A

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com



Copyrights

Copyright © 2012-2015 Cypress Semiconductor Corporation. All rights reserved.

Cypress, the Cypress Logo, and West Bridge are registered trademarks and Astoria, MoBL-USB, and ReNumeration are trademarks of Cypress Semiconductor Corporation. Macintosh is a registered trademark of Apple Computer, Inc. Windows is a registered trademark of Microsoft Corporation. SmartMedia is a trademark of Toshiba Corporation. All other product or company names used in this manual may be trademarks, registered trademarks, or servicemarks of their respective owners.

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.

The information in this document is subject to change without notice and should not be construed as a commitment by Cypress. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Cypress. Made in the U.S.A.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PAR-TICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

The acceptance of this document will be construed as an acceptance of the foregoing conditions.

This manual is the West Bridge Astoria Technical Reference Manual. It gives information for these chips CYWB0216ABS CYWB0220ABS CYWB0224ABS CYWB0226ABS CYWB0320ABX CYWB0321ABX

Contents



1. Contents		3
1. Introducing West Bridge [®]	Astoria™	9
1.1 Astoria Architectu	re	
1.2 Top Level Block D	liagram	
1.3 Top Level Functio	nal Blocks	11
1.3.1 Processor	Interface Port (P-Port)	
1.3.2 USB Port (U-Port)	12
1.3.3 Storage Po	ort (S-Port)	12
	SD/MMC Port (S-Port)	
	CE-ATA (S-Port)	
1.3.3.3 (GPIO[1:0]	17
5		
•	2W	
	dpoints	
	ndpoints	
1.6 Document History		20
2. Endpoint Zero		21
2.1 Control Endpoint	EP0	21
2.2 USB Requests		23
	е	
	ure	
	ptor	
	Get Descriptor-Device	
	Get Descriptor-Device Qualifier	
	Get Descriptor-Configuration	
	Get Descriptor-String	
	Get Descriptor-Other Speed Configuration	
	ptor	
	Set Configuration	
	uration	
	ce	-
	Ce	-
	ie	
Z.Z. TU SYNC FIAN		
3. Enumeration and ReNume	ration™	35

3.1	Firmw	are Loading	35
		Loading the Firmware from the Processor	
		Legacy Boot Mode	

		3.1.3 Debug Boot Mode	
		3.1.4 Register Configuration	
		3.1.5 The Default USB Device	
		3.1.6 Astoria Vendor Request for Firmware Load	
	3.2	EEPROM Configuration Byte	40
	3.3	The RENUM Bit	41
	3.4	Astoria's Response to Device Requests (RENUM = 0)41	
	3.5	How the Firmware ReNumerates	
	3.6	Multiple ReNumerations™	
4.	Interrupts		43
	4.1	SFRs	43
	4.2	Interrupt Processing	
		4.2.1 Interrupt Masking	
		4.2.1.1 Interrupt Priorities	
		4.2.2 Interrupt Sampling	
		4.2.3 Interrupt Latency	
	4.3	USB-Specific Interrupts	
		4.3.1 Resume Interrupt	
		4.3.2 USB Interrupts	
		4.3.2.1 SUTOK, SUDAV Interrupts	49
		4.3.2.2 SOF Interrupt	49
		4.3.2.3 Suspend Interrupt	49
		4.3.2.4 USB RESET Interrupt	
		4.3.2.5 HISPEED Interrupt	
		4.3.2.6 EP0ACK Interrupt	
		4.3.2.7 Endpoint Interrupts	
		4.3.2.8 In-Bulk-NAK (IBN) Interrupt	
		4.3.2.9 EPxPING Interrupt	
		4.3.2.10 ERRLIMIT Interrupt 4.3.2.11 EPxISOERR Interrupt	
	4.4	USB-Interrupt Autovectors	
	4.4	4.4.1 USB Autovector Coding	
	4.5	GPIF Interrupt	
	4.6	GPIF Interrupt Autovectors	
	4.0	4.6.1 GPIF Autovector Coding	
5.	Memory		55
	5.1	Internal Data RAM	
	5.1	5.1.1 The Lower 128	
		5.1.2 The Upper 128	
		5.1.3 Special Function Register Space	
	5.2	Astoria Memory Map	
6.	Power Man	nagement	59
	6.1	Power Domains	
	6.2	Power Supply Sequence	
	6.3	Power Modes	
	0.0	6.3.1 Normal Mode	
		6.3.2 Standby Mode	
		6.3.3 Suspend Mode	



7.

8.

9.

Contonto

	C	ontents
	6.3.3.1 Wakeup	64
	6.3.4 Core Power Down	
6.4		
Resets		67
7.1	Hard Reset	67
7.2	Reset by Register (Soft Reset)	69
7.3	Wakeup Mechanism	71
7.4	USB Bus Reset	71
7.5	Astoria Disconnect	71
Access to	Endpoint Buffers	73
8.1	Physical And Logical Endpoints	73
8.2	High Speed and Full Speed Differences	74
8.3		
8.4	CPU Access to Astoria Endpoint Data	76
8.5	CPU Control of Astoria Endpoints	77
	8.5.1 Registers That Control EP0, EP1IN, and EP1OUT	77
	8.5.1.1 EP0CS	
	8.5.1.2 EP0BCH and EP0BCL	
	8.5.1.3 USBIE, USBIRQ	
	8.5.1.4 EP01STAT	
	8.5.1.5 EP10UTCS	
	8.5.1.6 EP10UTBC	
	8.5.1.7 EP1INCS	
	8.5.1.8 wEP1INBC	
	8.5.2 Registers That Control EP2, EP3, EP4, EP5, EP6, EP7, EP8 and EP9	
	8.5.2.2 EP2ISOINPKTS, EP4ISOINPKTS, EP6ISOINPKTS, EP8ISOINPKTS	
	8.5.2.3 EP2CS, EP4CS, EP6CS, EP8CS 8.5.2.4 EP2BCH:L, EP4BCH:L, EP6BCH:L, EP8BCH:L	
	8.5.2.4 EP2BCH:L, EP4BCH:L, EP6BCH:L, EP8BCH:L. 8.5.3 Registers That Control All Endpoints	
	8.5.3 Registers mat control All Endpoints	
	8.5.3.2 EPIE, EPIRQ	
	8.5.3.3 USBERRIE, USBERRIRQ, ERRCNTLIM, CLRERRCNT	
	8.5.3.4 TOGCTL	
8.6	The Setup Data Pointer	
0.0	8.6.1 Transfer Length	
	8.6.2 Accessible Memory Spaces	
8.7		
Storage B	lock and TPIC	85
9.1	TPIC Registers	
0.1	9.1.1 TPIC P2S SOFT RESET Register	
	9.1.2 TPIC_P2S_CFG Register	
	9.1.3 TPIC_P2S_EN Register	
	9.1.4 TPIC_INT0_CLR Register	
9.2		
	9.2.1 SIB_READ_WAIT_EN Register	
	9.2.2 SIB_NAND_CFG Register	
	9.2.3 SIB_MODE_CFG Register	
9.3		

		9.3.1 Slave FIFO:	
		9.3.2 GPIF	. 90
		9.3.2.1 GPIF initialization	.90
	9.4	GPIO	.92
	9.5	Reset SIB	.92
	9.6	Sending Commands to the SD/MMC Card	
10 Gono	ral Dr	ogrammable Interface (GPIF)	95
IV. Gene		•	
	10.1	GPIF Signals	
		10.1.1 Data Lines	
		10.1.2 GPIF Address Lines	
		10.1.3 GPIF Control Out Signals	
		10.1.4 Ready IN Signals	
		10.1.5 Interface Clock (IFCLK)	
		10.1.6 GPIF Designer	.96
11. Copr	ocess	or Interface Logic	97
	11.1	Operational Modes	.97
		11.1.1 Address and Data Buses Non Multiplexing Asynchronous Pseudo CRAM Mode	
		11.1.2 Address and Data Buses Non Multiplexing Synchronous Mode	
		11.1.3 Address and Data Buses Multiplexing Asynchronous Pseudo CRAM Mode	
		11.1.4 Address and Data Buses Multiplexing Synchronous Pseudo CRAM Mode	
		11.1.5 Address and Data Buses Non Multiplexing Asynchronous SRAM Mode	
		11.1.6 Pseudo NAND (PNAND) Mode	
		11.1.6.1 Pseudo NAND (PNAND) Configuration Registers Summary	
		11.1.7 PI2C and PSPI Interface	
		11.1.7.1 PI2C Mode (Available on ADM, PNAND, and PSPI Modes)	
		11.1.7.2 PSPI Mode	
		11.1.8 Switching the P-Port from Asynchronous Mode to Synchronous Mode	
		11.1.9 Port Interface Configuration Register	
		11.1.10AC Timing Parameters	
		11.1.10.1 Pseudo CRAM Non Multiplexing Asynchronous Mode	
		11.1.10.2 Pseudo CRAM Address Data Multiplexing Asynchronous Mode	
		11.1.10.3 Non Multiplexing Synchronous Mode	
		11.1.10.4 Address Data Multiplexing Synchronous Pseudo CRAM Mode1	
		11.1.10.5 Non Multiplexing Asynchronous SRAM Mode	
		11.1.10.6 Pseudo NAND (PNAND) mode1	
		11.1.10.7 PSPI and PI2C Interface1	
		11.1.10.8 Other P-Port Timings1	
		Address Space1	
	11.3	Interrupt1	
		11.3.1 P-Port Interrupt Register1	144
		11.3.2 P-Port Interrupt Mask Register1	145
	11.4	Bootup Initialization1	146
		11.4.1 Wakeup Mechanism1	146
		11.4.2 Configuration Registers1	146
	11.5	Mailbox Registers1	
12. CPU	Introd	uction 1	53
	12.1	8051 Enhancements1	154
		Performance Overview	
		Software Compatibility1	
	12.0	ootware companying	100



Contents

	12.4	803x/805x Feature Comparison	
	12.5		
		12.5.1 Serial Ports	
		12.5.2 Timer 2	
		12.5.3 Timed Access Protection	
		12.5.4 Watchdog Timer	
		12.5.5 Power Fail Detection	
		12.5.6 Port I/O	
		12.5.7 Interrupts	
	12.6	Astoria Register Interface	
	12.7	Astoria Internal RAM	
	12.8	I/O Ports	
	12.9	Interrupts	
	12.10) Power Control	
		Special Function Registers	
		2 External Address/Data Buses	
	12.13	3 Reset	
13. Ins	structio	n Set	161
	13 1	Instruction Timing	164
		13.1.1 Stretch Memory Cycles	
		13.1.2 Dual Data Pointers	
		13.1.3 Special Function Registers	
14. Inc	out/Outp	put	167
-r	-	I/O Ports	
		SFR Registers	

14.2	SFR Registers	
14.3	I/O Port Alternate Functions	
	14.3.1 Port A Alternate Functions	170
	14.3.2 Port B and Port D Alternate Functions	171
	14.3.3 Port C Alternate Functions	172
14.4	I2C Bus Controller	
	14.4.1 Interfacing to I2C Peripherals	
	14.4.1.1 Multiple Bus Masters	
	14.4.2 Registers	
	14.4.2.1 I2CS Register	
	14.4.2.2 I2CDAT Register	
	14.4.2.3 I2CTL Register	
	14.4.3 Sending Data	
	14.4.4 Receiving Data	
14.5	EEPROM Boot Loader	

15. Timers and Serial Interface

1	7	9
1	1	9

15.1	Timers	179
	15.1.1 EZ-USB FX2LP and West Bridge Astoria Differences	179
	15.1.2 Timer and Controller Mode	179
15.2	Serial Interface	180
	15.2.1 EZ-USB FX2LP and West Bridge Astoria Differences	180
	15.2.2 Serial Interface Configuration Register and Mode	181

16. Register Summary

Contents



1. Introducing West Bridge[®] Astoria[™]



The Universal Serial Bus (USB) is widely accepted as the connection method of choice for PC peripherals. USB delivered on its promises of easy attachment, an end to configuration problems, and true plug-and-play operation.

The West Bridge[®] Astoria[™] device is a single-chip USB 2.0 peripheral controller that supports High-Speed USB (HS USB) and mass storage access. The West Bridge[®] Arroyo[™] device is a low-pin-count version of the West Bridge Astoria device.

This controller provides access from a processor interface and a High-Speed USB (HS-USB) interface to peripherals such as SD (ver. 1.1 and 2.0), full SDIO, MMC/MMC+, and CE-ATA. It supports arbitration for interleaving accesses between the processor interface, the HS-USB, and the peripherals, so that an external processor and an external USB host can transfer data to each other and to the mass-storage peripherals simultaneously. Figure 1-1 shows a high-level block diagram.

Note From this point, all descriptions of Astoria also apply to Arroyo, unless otherwise specified.




Figure 1-1. West Bridge Astoria High-Level Block Diagram



1.1 Astoria Architecture

The Cypress West Bridge Astoria family supports the high bandwidth offered by the USB 2.0 high-speed mode. Astoria packs all of the intelligence required by a USB peripheral interface into a compact integrated circuit.

The Astoria chips offer these features:

- An integrated, high-performance CPU based on the industry-standard 8051 processor
- Automatic handling of most of the USB protocol, which simplifies code and accelerates the USB learning curve
- Processor interface port (P-port) can be configured to Pseudo CRAM processor interface, SRAM interface, Pseudo Serial Peripheral Interface (PSPI) slave interface mode, PNAND interface or Address Data Multiplexed (ADM) interface mode. The PI2C interface is available in the ADM and PSPI interface modes.
- In Pseudo CRAM processor interface mode, the interface can be configured to non-multiplexing or multiplexing address and data buses.
- Storage port (S-port) supports up to two SD, SDIO, MMC, MMC Plus, and CE-ATA. It can also support a peripheral with custom communication protocols.<we should define all of these acronyms>
- It provides interleaved access among P-port processor interface, HS USB interface, and mass storage.
- Available in 100-Pin VFBGA and 81-Pin WLCSP packages.

The controller offers multiple access paths among three different ports: the Processor port (for example, connecting to a handset baseband processor), the HS USB port (connecting to an external USB host), and the mass-storage port (connecting to mass-storage devices). DMA is supported so that data transfers, such as transfers between the HS USB and the processor, and between the processor and mass storage can happen.

Usage models include the USB host accessing mass storage, the USB host exchanging data with the handset processor (used as a modem), and the handset processor accessing mass storage. West Bridge Astoria enables these accesses to happen independently and interleaved, after accounting for the fact that a single resource (such as USB or mass storage) can issue or receive only one data transfer at a time.


When any SD, SDIO, MMC, MMC Plus, and CE-ATA mass storage peripherals are not connected to the storage port, Astoria can connect peripherals with custom communication protocols. You can create the custom communication protocol using internal general programmable interface (GPIF) functionality, connected to storage port. The GPIF serves as an 'internal' master, interfacing directly to the external peripheral FIFOs and generating user-programmed control signals for the interface to external logic. Additionally, the GPIF can be made to wait for external events by sampling external signals on its RDY pins. The GPIF runs much faster than the external peripheral FIFO data rate to give good programmable resolution for the timing signals.


The Astoria's CPU is rich in features. It runs at a clock rate of up to 48 MHz and uses four clocks per instruction cycle instead of the twelve required by a standard 8051.

The Astoria chip family uses an enhanced SIE/USB interface that simplifies Astoria code by implementing much of the USB protocol. In fact, Astoria can function as a full USB device even without firmware. All Astoria family chips operate at 3.3 V. This simplifies the design of bus-powered USB devices, because the 5 V power available at the USB connector can drive a 3.3 V regulator to deliver clean, isolated power to the Astoria chip.



1.2 Top Level Block Diagram





1.3 Top Level Functional Blocks

The following sections provide an outline of the top level functional blocks in Astoria.

1.3.1 Processor Interface Port (P-Port)

This port provides standard asynchronous and synchronous memory interface that can connect to the processors. The processor interface at the P-port can be configured to:

- Pseudo CRAM memory interface mode
- Synchronous nonmultiplexing AD mode (ADV# must pull low in this mode)
- Asynchronous nonmultiplexing AD mode

- Synchronous multiplexing AD mode
- Asynchronous multiplexing AD mode
- Standard SRAM interface. This supports asynchronous nonmultiplexing AD mode (ADV# must pull low in this mode)
- Pseudo NAND (PNAND) interface mode
- PSPI slave mode. In this mode, Astoria does not support daisy chain connection.
- PI2C interface mode. This interface connects to an external EEPROM that allows Astoria to download the firmware image from the EEPROM. The interface is available in PNAND, multiplexing AD, and PSPI modes.

CYPRESS

Through the P-port interface, the external processor can access the Astoria configuration and status registers, the internal buffers for data to and from the U-port (HS USB port), and the removable media (SD, MMC, and others) also attached at the S-port.

1.3.2 USB Port (U-Port)

The USB port controls the interface to the High-Speed USB 2.0 port. In accordance with the USB 2.0 specification, Astoria can also operate in Full-Speed USB mode. This port consists of the USB SIE, transceiver, and USB switch. The USB switch in Astoria supports only Full-Speed USB communication. Arroyo does not provide the USB switch feature. The USB interface can access and be accessed by the P-port and the S-port.

The Astoria USB interface supports programmable CON-TROL/BULK/INTERRUPT/ISOCHRONOUS endpoints.

1.3.3 Storage Port (S-Port)

The S-port consist two separate buses: S1 and S2.

These ports can be configured individually as:

- 1. SD/SDIO/MMC/CE-ATA only interface
- 2. SD/SDIO/MMC/CE-ATA and GPIO interface


- 3. GPIO-only interface
- 4. GPIF and SD/SDIO/MMC/CE-ATA interface
- 5. GPIF-only interface
- 6. GPIF and GPIO interface


The standard 8051 ports A to D are mapped for various alternate functions, for S-Port interfaces, in Astoria; Port E is not available in West Bridge Astoria.

Figure 1-3 on page 12 through Figure 1-5 on page 13 illustrates the connections for S-port configurations. Table 1-1 on page 13 summarizes all configurations in the S-port. Table 1-2 on page 13 shows the S-port mapping in all configurations.

The S-port interface includes three different power domains: SSVDDQ, SNVDDQ, and GVDDQ. For the system design, the power domain connection depends on S-port configuration. You must connect the power domains of all interface signals to the same power source (for example, the same voltage level). If the S-port is configured to "GPIF only Configuration," SSVDDQ, SNVDDQ, and GVDDQ must connect to the same voltage level (for example, 3.3 V). In this case, the RESET and WAKEUP pin require a 3.3-V input signal (for example, VIH = 3.3 V).

Note Arroyo has only one storage bus.










Figure 1-5. GPIO-Only Configuration




Table 1-1. S-Port Configurations Summary

Configuration	Description		
SD/SDIO/MMC/CE-ATA only interface	Dual SD	2 × SD/SDIO/MMC/CE-ATA	
SD/SDIO/MMC/CE-ATA and GPIO interface	SD + GPIO	1 × SD/SDIO/MMC/CE-ATA and 14 × GPIO pins	
GPIF-only interface	GPIF	27 × GPIF pins	
GPIO-only interface	GPIO	27 × GPIO pins	
GPIF and GPIO interface	GPIF + GPIO	8 × GPIF_DATA, 2 × GPIF_CTL, 1 × GPIF_RDY and 16 GPIO Pins	
GPIF and SD interface	GPIF + SD	8 × GPIF_DATA, 2 × GPIF_CTL, 1 × GPIF_RDY and 1 × SD/SDIO/MMC/CE-ATA	

Table 1-2. S	S-Port Mapping	in All Configurations ^{[a}	, b]
--------------	----------------	-------------------------------------	------

Configuration	Default	Dual SD	SD / Port B GPIO	GPIF Only (16-bit data)	GPIO Only	GPIF (8-bit) / Port D GPIO	SD / GPIF
NANDCFG	0	0	0	1	0	0	0
IFCONFIG[0]	1	1	1	0	0	0	1
SIB_NAND_CFG[5]	0	0	0	1	1	1	0
SIB_NAND_CFG[0]	0	1	0	0	0	0	0
IFCONFIG2[0]	0	0	1	0	1	0	0
IFCONFIG2[1]	0	0	0	0	1	1	0



Table 1-2.	S-Port Mapping in	All Configurations ^[a, b]	(continued)
	• · • · • · • · • · • · • · · · · · · ·	, e ega. a.a.ee	(

C	onfigura	tion	Default	Dual SD	SD / Port B GPIO	GPIF Only (16-bit data)	GPIO Only	GPIF (8-bit) / Port D GPIO	SD / GPIF
		0	NA*	NA	NA	NA	NA	NA	NA
		1	NA	NA	NA	NA	NA	NA	NA
		2	NA	NA	NA	NA	NA	NA	NA
		3	NA	NA	NA	NA	NA	NA	NA
	OUT	4	NA	NA	NA	NA	NA	NA	NA
		5	GPIO	-	GPIO	GPIO	GPIO	GPIO	GPIO
		6	GPIO	-	GPIO	GPIO	GPIO	GPIO	GPIO
		7	GPIO	-	GPIO	GPIO	GPIO	GPIO	GPIO
ort A		0	NA	NA	NA	NA	NA	NA	NA
		1	NA	NA	NA	NA	NA	NA	NA
		2	NA	NA	NA	NA	NA	NA	NA
		3	NA	NA	NA	NA	NA	NA	NA
	IN	4	NA	NA	NA	NA	NA	NA	NA
		5	GPIO	-	GPIO	GPIO	GPIO	GPIO	GPIO
		6	GPIO	SD2_CLK	GPIO	GPIO	GPIO	GPIO	GPIO
		7	GPIO	SD2_CMD	GPIO	GPIO	GPIO	GPIO	GPIO
	OUT		GPIF_D[7:0]	SD2_D[7:0]	GPIO	GPIF_D[7:0]	GPIO	GPIF_D[7:0]	GPIF_D[7:0]
ort B	IN		GPIF_D[7:0]	SD2_D[7:0]	GPIO	GPIF_D[7:0]	GPIO	GPIF_D[7:0]	GPIF_D[7:0]
		0	GPIO	SD2_POW	GPIO	GPIO	GPIO	GPIO	GPIO
		1	-	-	-	GPIO	GPIO	GPIO	-
		2	GPIO	-	GPIO	GPIO	GPIO	GPIO	GPIO
		3	-	-	-	GPIO	GPIO	GPIO	-
	OUT	4	GPIO[0]	GPIO[0]	GPIO	GPIO	GPIO	GPIO	GPIO
		5	GPIO[1]	GPIO[1]	GPIO	GPIO	GPIO	GPIO	GPIO
		6	SD_POW	SD_POW	SD_POW	GPIO	GPIO	GPIO	SD_POW
		7	-	-	-	GPIO	GPIO	GPIO	-
ort C		0	GPIO	SD2_POW	GPIO	GPIO	GPIO	GPIO	GPIO
		1	SD_WP	SD_WP	SD_WP	GPIO	GPIO	GPIO	SD_WP
		2	GPIO	SD2_WP	GPIO	GPIO	GPIO	GPIO	GPIO
		3	SD_CMD	SD_CMD	SD_CMD	GPIO	GPIO	GPIO	SD_CMD
	IN	4	GPIO[0]	SD_CD	SD_CD	GPIO[0]	GPIO[0]	GPIO[0]	SD_CD
		5	GPIO[1]	SD2_CD	GPIO	GPIO[1]	GPIO[1]	GPIO[1]	GPIO[1]
		6	SD_POW	SD_POW	SD_POW	GPIO	GPIO	GPIO	SD_POW
		7	SD_CLK	SD_CLK	SD_CLK	GPIO	GPIO	GPIO	SD_CLK
	OUT		SD_D[7:0]	SD_D[7:0]	SD_D[7:0]	GPIF_D[15:8]	GPIO	GPIO	SD_D[7:0]
ort D	IN		SD_D[7:0]	SD_D[7:0]	SD_D[7:0]	GPIF_D[15:8]	GPIO	GPIO	SD_D[7:0]
PIF_R	DY[0]		GPIF_RDY	-	-	GPIF_RDY	-	GPIF_RDY	GPIF_RDY
		SET_OUT	RESET_OUT	RESET_OUT	RESET_OUT	GPIF_RDY	RESET_OUT	RESET_OUT	GPIF_RDY
		0	GPIF_CTL	-	-	GPIF_CTL	-	GPIF_CTL	GPIF_CTL
GPIF_CT	TL	1	GPIF_CTL	-	-	GPIF_CTL	-	GPIF_CTL	GPIF_CTL

a. IN GPIO highlighted in yellow.b. Unused shaded gray



1.3.3.1 SD/MMC Port (S-Port)

This interface port supports:

- The Multimedia Card-System Specification, MMCA Technical Committee, Version 4.2.
- CE-ATA CE-ATA Digital Protocol CE-ATA Committee, Version 1.1, September 29, 2005.
- SD Memory Card Specification Part 1, Physical Layer Specification, SD Group, Version 1.1, October 15, 2004.
- SD Memory Card Specification Part 1, Physical Layer Specification, SD Group, Version 2.00, May 9, 2006
- SD Specification Part E1, SDIO Specification, SD Group, Version 1.10, August 18, 2004

The 8051 firmware sets the configuration of the S-port as either 16-bit GPIF (no SD/MMC device) or 8-bit GPIF and SD/SDIO/MMC. The S-port can be configured to support up to two SD/SDIO/MMC ports. In this configuration, GPIF is not supported at the S-port. West Bridge Astoria provides support for 1-bit and 4-bit SD cards, and 1-bit, 4- bit, and 8bit MMC, MMC+, and CE-ATA (Micro Hard Disk Drive) cards. Each SD/SDIO/MMC port supports one SD, SDIO, and MMC/MMC Plus/CE-ATA card.

Astoria supports SD commands, including the multisector program command that is handled by the API.

SD_CLK Output Clock

During the data transfer, the SD_CLK clock can be enabled (turned on) or disabled (stopped) at any time by the internal flow-control mechanism. This flow-control mechanism stops the clock when it detects that the buffer (Endpoint) is overflowing by the multiple blocks read from the SD/MMC/ MMC+/CE-ATA card. The internal mechanism must be synchronized to the SD_CLK clock during its enable and disable switching. This requirement increases the performance of Astoria during the SD read operation. The SD_CLK clock output frequency, configured as 400 kHz, 20 MHz, 24 MHz, and 48 MHz by 8051, is described:

- 400 kHz: For SD/MMC/MMC+ card initialization
- 20 MHz: For a card with frequency 0 to 20 MHz
- 24 MHz: For a card with frequency 0 to 26 MHz
- 48 MHz: For a card with frequency 0 to 52 MHz

Card Insertion and Removal Detection (CD)

Astoria can support the following card insertion and removal detection mechanisms on the S-port:

Use of SD_D[3]/SD2_D[3] data for card insertion and removal detection. In this system design, this signal must have a 470-kΩ pull down resistor connected to SD_D[3]/SD2_D[3]. In the SD card, internally, it has a 10-kΩ pull-up resistor on the SD_D[3]/SD2_D[3]. When the card is inserted or removed from the SD/MMC connector, the voltage level changes at the SD_D[3]/ SD2_D[3] pin, which triggers an interrupt to the 8051. This card insertion and removal detection mechanism may not be supported by the older MMC cards.

Use of GPIO[0]/GPIO[1] for card insertion and removal detection. Some SD/MMC connectors facilitate a microswitch for card insertion and removal detection (CD). This microswitch is connected to GPIO[0]/GPIO[1]. When the card is inserted or removed from the SD/MMC connector, it turns the microswitch on and off and causes a voltage level change at GPIO[0]/GPIO[1] that triggers an interrupt to the 8051. The card detects microswitch polarity is assumed to be the same as the write-protect microswitch polarity explained in the following sections. LOW indicates that a card is inserted.

The card insertion and removal detection interrupt on both SD_D[3]/SD2_D[3] and GPIO[0]/GPIO[1] can be independently masked (disabled). When the SD bus (SD_D [7:0]) has no ownership or has been allocated the processor, the SD_D[3] is tristated, driven by the signal changes external to Astoria. In this case, if SD_D3 is used for card insertion and removal detection, it must mask the interrupt to avoid unwanted interrupts.

The following four scenarios describe how to handle card an insertion/removal detection interrupt from the 8051 firmware.

- The SD bus has no ownership (the processor and Astoria do not own the SD Bus):
 - The SD bus is in tristate at all times
 - The card insertion/removal detection interrupt on SD D[3] is disabled (masked).
- THe SD bus initially has no ownership; Astoria then gets ownership:
 - □ Astoria gets ownership of the SD Bus.
 - □ The 8051 firmware clears the card insertion/removal detection interrupt status (or IRQ flag).
 - The 8051 enables (unmasks) the card insertion/ removal detection interrupt.
- The SD bus is owned by the processor, but is being allocated to Astoria:
 - The 8051 sends an SD bus request message to the processor.
 - When the processor releases the SD bus with a response message, Astoria writes a '1' to the SDIO-AVI field of the External Bus Allocation register to take ownership of the SD bus.
 - After Astoria takes ownership of the SD bus, the 8051 firmware clears the card insertion/removal detection interrupt status (or IRQ flag).
 - The 8051 enables (unmasks) the card insertion/ removal detection interrupt.
- The SD bus is owned by Astoria, but is allocated to the processor:
 - The processor sends an SD Bus request message to Astoria.



- When the SD bus is available to be allocated to the processor, the 8051 disables (masks) the card insertion/removal detection interrupt on SD_D[3].
- □ The 8051 releases ownership to the processor.
- □ The 8051 sends a message to the processor saying that the bus has been released.

Write Protection (WP)

The SD_WP (SD Write Protection) in the S-port connects to the WP microswitch of the SD/MMC card connector. This signal pin is internally connected to the 8051 GPIO pin for firmware to detect SD card write protection. Figure 1-6 shows the connection of the WP microswitch to the SD_WP pin.

Figure 1-6. Connecting the WP Microswitch to the SD_WP Pin




Table 1-3. S-Port Pin Definitions for SD/SDIO/MMC/MMC+

SD_POW

SD_POW is an output pin that provides an option to control the power for the SD/MMC card or CE-ATA drive. This pin connects to the external power switch control to turn on or off the power for the SD/MMC card or CE-ATA drive. The output signal of this pin is controlled by the 8051 firmware. Figure 1-7 on page 17 shows the this signal's system connectivity.

SD/MMC System Interface Requirement

In the SD/MMC specification, pull-up and pull-down resistors are required, as shown in Figure 1-7 on page 17. This figure also shows the two different card mechanisms, though only one is required in the system design.

If the system design uses SD_D[3] for card insertion and removal detection, Q1 must be on at all times and R8 is not required. If the system design uses GPIO[0] for card insertion and removal detection, R11 must be a 10-k Ω pull-up, instead of a 470-k Ω pull-down.

Astoria SDIO Port Pin Name	SD/SDIO/MMC/MMC Plus Card Pin #	SD ^[a]	SDIO 1-Bit Mode	SDIO 4-Bit Mode	MMC/MMC Plus ^[b]	SPI Mode
SD_D[0]/SD2_D[0]	7	D0	Data	D0	D0	Data Out
SD_D[1]/SD2_D[1]	8	D1	Interrupt	D1 or Interrupt (optional)	D1	N/A
SD_D[2]/SD2_D[2]	9	D2	Read wait (optional)	D2 or Read Wait (optional)	D2	N/A
SD_D[3]/SD2_D[3]	1	Card Detect/D3	N/A	D3	D3	Chip Select (neg true)
SD_D[4]/SD2_D[4]	10	N/A	N/A	N/A	D4	N/A
SD_D[5]/SD2_D[5]	11	N/A	N/A	N/A	D5	N/A
SD_D[6]/SD2_D[6]	12	N/A	N/A	N/A	D6	N/A
SD_D[7]/SD2_D[7]	13	N/A	N/A	N/A	D7	N/A
SD_CLK/SD2_CLK	5	Clock	Clock	Clock	Clock	Clock
SD_CMD/SD2_CMD	2	Command / Response	Command / Response	Command / Response	Command / Response	Data In
SD_POW/SD2_POW	Not in SD/SDIO/ MMC spec	Power Switch Control	Power Switch Control	Power Switch Control	Power Switch Control	Power Switch Control
SD_WP/SD2_WP	Not in SD/SDIO/ MMC spec	Write Protect	Write Protect	Write Protect	Write Protect	Write Protect

a. Data lines 1, 2 and 3 not used for 1 bit bus width.

b. Number of data lines used depends on bus width selected (1, 4 or 8).






Figure 1-7. SD/MMC System Interface Connection Requirement

1.3.3.2 CE-ATA (S-Port)

CE-ATA is a micro-hard-disk drive interface that is optimized for handheld and embedded applications storage. CE-ATA is layered on top of the MMC electrical interface using a protocol that uses the existing MMC access primitives. The interface electrical and signaling definition is similar to the one defined in the MMC specification.

In the CE-ATA protocol, there are two mechanisms to detect command completion. The first mechanism is interrupt and the second is polling (polling the status register from the device). Astoria uses only the interrupt mechanism for command completion detection.

Astoria also supports the Command Completion Signal Disable (CCSD) protocol.

The detailed Data-In and Data-Out Command Protocol with the Interrupt Enable are described in sections 5.1 (Data-In) and 6.1 (Data-Out) of the *CE-ATA Host Design Guidance*, Revision 1.0, September 29, 2005. Refer to this document for further details of the implementation.

1.3.3.3 GPIO[1:0]

GPIO[1:0] is mapped to 8051 Port C bit 5 and 4 (for example, PC[5:4]). These GPIO pins are multifunction pins. In normal operation mode, these two pins can be configured to UART interface by setting the GPIO_UART_EN field of the UART Configuration register to '1'. In UART configuration, GPIO[0] is configured to TxD0 and GPIO[1] is configured to RxD0.

1.4 Packages

Astoria is available in 100-pin VFBGA and 81-pin WLCSP packages. Arroyo is available in a 81-pin WLCSP package. See the product datasheet for pin assignment, ball map, and interface option details.



1.5 Endpoints Overview

Astoria supports data transfer among its three ports through endpoint (EP) buffering.

1.5.1 Logical Endpoints

Astoria supports 16 logical endpoints, which can be configured as shown in Figure 1-8 on page 19.

- EP2, EP4, EP6, and EP8 are allocated to the U-port to S-port path (corresponding to Endpoint Buffers B in Figure 1-2 on page 11).
- EP3, EP5, EP7, EP9, EP10, EP11, EP12, EP13, EP14, and EP15 are allocated to the U-port to P-port path (corresponding to Endpoint Buffers A in Figure 1-2 on page 11).
- Endpoints are allocated by the 8051 MCU within Astoria.
- EP0 and EP1 endpoints are accessible only to the 8051 MCU within Astoria.
- In addition to EP0 and EP1, the 8051 MCU within Astoria has access to all of the endpoint buffers (for example, EP2 to EP8).
- Each endpoint can be configured to be "IN" or "OUT"
- Up to 10 logical endpoints can be active at any time for the P-port to U-port path; there are up to 4 logical endpoints combined for the U-port to S-port and the P-port to S-port paths. For example, if Astoria's U-port is not accessing the S-port, the P-port to S-port path can use up to 4 logical endpoints. Endpoint assignment and activation is carried out in firmware. If the USB host tries to access an endpoint that is inactive, it will send a NAK.
- During a DMA transfer request to the processor, the EPnDRQ field in the DRQ Status register, CY_AN_MEM_P0_DRQ indicates the logical endpoint for which the DMA request was made. Because EP0 and EP1 are not accessible by the processor port, EP0DRQ and EP1DRQ are reserved and are not asserted for DMA request to processor port.

1.5.2 Physical Endpoints


Logical endpoints are mapped to physical endpoints. Physical endpoints can be dedicated to a logical endpoint or shared between multiple logical endpoints. Physical endpoints can only map to multiple logical endpoints in the same direction. Logical to physical endpoint mapping is dynamic and can be changed by the 8051 firmware, with the exception of the EP0, EP1, EP2, EP4, EP5, EP6, and EP8 endpoints. EP0, EP1, EP2, EP4, EP5, EP6, and EP8 are always mapped to dedicated physical EP0, EP1, EP2, EP4, EP5, EP6, and EP8 are always mapped to dedicated physical EP0, EP1, EP2, EP4, EP5, EP6, and EP8 endpoints. Also, logical EP for the ISO channel requires dedicated physical EP in the U-port to P-port (USB host to external processor) path. These ISO transfers can only use endpoint numbers 3, 5, 7, and 9.


- There are a total of 11 physical endpoints: 4 physical endpoints (equivalent to 4 KB of buffering total) between the U-port and the P-port, 4 physical endpoints between the U-port and the S-port, and 3 physical endpoints for EP0, EP1IN, and EP1OUT (accessed only by 8051).
- EP0 is the default CONTROL endpoint, a bidirectional endpoint that uses a single 64-byte buffer for both IN and OUT data.
- EP1IN and EP1OUT use separate 64 byte buffers.
- Logical endpoints {EP3, EP5, EP7, EP9, EP10, EP11, EP12, EP13, EP14, EP15} between U and P port can be mapped to the four physical endpoints between the U-port and the P-port.
- When multiple logical endpoints are mapped to a single physical endpoint, the logical endpoints are served in a first-in-first-out basis.



EP0 IN&OUT 64 64 EP1 IN 64 64 EP1 OUT 64 64	64 64 64 64 64 64 64 64	4 64	64 64 64	64 64 64	64 64 64	64 64 64	64 64 64	64 64 64	64 64 64
EP2 512 512 512 512	512 51	P2 EP2 12 512 12 512	EP2 512 512	EP2 1024	EP2 1024	EP2 1024	EP2 512 512	EP2 1024	EP2 1024
EP4EP4512512512512		12 512 12 512	512 512	1024	1024	1024	512 EP6 512	1024	1024
EP6 512 512 512 512	1024	P6 EP6 12 512 12 512	EP6 1024	EP6 512 512	EP6 512 512	EP6 1024	512 512	1024	1024
EP8 512 512 512	1024 5 ⁻	P8 12 512 12 512	1024	EP8 512 512	512 512	1024	EP8 512 512	EP8 512 512	1024
1 2	3 4	1 5	6	7	8	9	10	11	12

Figure 1-8. Endpoint Configuration







Introducing West Bridge[®] Astoria™

1.6 Document History

This section is a chronicle of the West Bridge[®] Astoria[™] Technical Reference Manual.

Astoria Technical Reference Manual History

Release Date	Version	Originator	Description of Change
02/24/2012	**	DBIR	New document
03/16/2015	*A	DBIR	Sunset Review
03/10/2015	A	DBIR	Updated template





Endpoint zero has particular significance in a USB system. It is a CONTROL endpoint, and every USB device requires one. The USB host uses special SETUP tokens to signal transfers that involve device control; only CONTROL endpoints accept these special tokens.

The USB host sends a suite of standard device requests over endpoint zero. These standard requests are fully defined in Chapter 9 of the USB Specification. This chapter describes how the West Bridge[®] Astoria[™] chip handles endpoint zero requests.

Astoria provides extensive hardware support for handling endpoint-zero operations; this chapter describes those operations and the Astoria resources that simplify the firmware that handles them.

Astoria provides a single 64-byte buffer, EP0BUF, which firmware handles exactly like a bulk endpoint buffer for the data stages of a CONTROL transfer. A second 8-byte buffer called SETUPDAT, which is unique to endpoint zero, holds data that arrives in the SETUP stage of a CONTROL transfer. This relieves the Astoria firmware of the burden of tracking the three CONTROL transfer phases (SETUP, DATA, and STATUS). Astoria also generates separate interrupt requests for the various transfer phases, further simplifying code.

Endpoint zero is always enabled and accessible by the USB host.

2.1 Control Endpoint EP0

Endpoint zero accepts a special SETUP packet, which contains an 8-byte data structure that provides host information about the CONTROL transaction. CONTROL transfers include a final STATUS phase, constructed from standard PIDs (IN/OUT, DATA1, and ACK/NAK).

Some CONTROL transactions include all required data in their 8-byte Setup Data packet. Other CONTROL transactions require more OUT data than fits into the eight bytes, or require IN data from the device. These transactions use standard bulk-like transfers to move the data. Note that, in Figure 2-1 on page 22, the DATA stage looks exactly like a bulk transfer. As with BULK endpoints, the endpoint zero byte count registers must be loaded to ACK each data transfer stage of a CONTROL transfer.


The STATUS stage consists of an empty data packet with the opposite direction of the data stage, or an IN if there was no data stage. This empty data packet gives the device a chance to ACK or NAK the whole CONTROL transfer.

The HSNAK bit delays the completion of a CONTROL transfer until the device can respond to a request. For example, if the host issues a Set Interface Request, the Astoria firmware performs housekeeping chores, such as adjusting internal modes and reinitializing endpoints. During this time, the host issues handshake (STATUS stage) packets to which Astoria automatically responds with NAKs, indicating that it is 'busy. When the firmware completes its housekeeping operations, it clears the HSNAK bit (by writing '1' to it), which instructs Astoria to ACK the STATUS stage, ending the transfer. This handshake prevents the host from trying to use an interface before it is fully configured.

To perform an endpoint stall for the DATA or STATUS stage of an endpoint zero transfer (the SETUP stage can never stall), firmware must set both the STALL and HSNAK bits for endpoint zero.




Figure 2-1. A USB Control Transfer (With Data Stage)



Some CONTROL transfers do not have a DATA stage. In those cases, the code that processes the Setup data must check the length field in the Setup data (in the 8-byte buffer at SETUPDAT) and arm endpoint zero for the DATA phase (by loading EP0BCH:L), only if the length field is nonzero.

Two interrupts tell the firmware that a SETUP packet has arrived, as shown in Figure 2-2.

Figure 2-2. Two Interrupts Associated with EP0 CONTROL Transfers



Astoria asserts the SUTOK (Setup token) interrupt request when it detects the Setup token at the beginning of a CON-TROL transfer. This interrupt is normally used for debug only.


Astoria asserts the SUDAV (Setup data available) interrupt request when the eight bytes of Setup data have been received error-free and transferred to the SETUPDAT buffer. Astoria automatically takes care of any retries if it finds errors in the Setup data. These two interrupt request bits must be cleared by firmware.

Firmware responds to the SUDAV interrupt request by either directly inspecting the eight bytes at SETUPDAT or transferring them to a local buffer for further processing. Servicing the Setup data is a high priority, because the USB Specification says that CONTROL transfers must always be accepted and never NAKed. It is possible, therefore, that a CONTROL transfer could arrive while the firmware is still servicing a previous one. In this case, firmware must abort the earlier CONTROL transfer service and service the new one. The SUTOK interrupt gives advance warning that a new CON-TROL transfer is about to overwrite the eight SETUPDAT bytes.





Registers Associated with Endpoint Zero For handling SETUP transactions



If the firmware stalls endpoint zero (by setting the STALL and HSNAK bits to 1), Astoria automatically clears the stall bit when the next SETUP token arrives.

Like all Astoria interrupt requests, the SUTOK and SUDAV bits can be directly tested and cleared by the firmware (cleared by writing '1') even if their corresponding interrupts are disabled. Figure 2-3 shows the Astoria registers that are associated with CONTROL transactions over EP0.

These registers augment those associated with normal bulk transfers, which are described in the Access to Endpoint Buffers chapter on page 73.

Two bits in the USBIE (USB Interrupt Enable) register enable the SUTOK and SUDAV interrupts. The actual interrupt-request bits are in the USBIRQ (USB Interrupt Requests) register.

Astoria transfers the eight SETUP bytes into eight bytes of RAM at SETUPDAT. A 16-bit pointer, SUDPTRH:L, gives hardware help for handling CONTROL IN transfers, in particular the 'Get Descriptor' requests described later in this chapter.

2.2 USB Requests

The Universal Serial Bus Specification Version 2.0, Chapter 9, USB Device Framework defines a set of Standard Device Requests. When the firmware is in control of endpoint zero (RENUM = 1), Astoria handles only one of these requests (Set Address) automatically; the firmware supports all of the others. The firmware acts on device requests by decoding

the eight bytes contained in the SETUP packet and available at SETUPDAT. Table 2-1 defines these eight bytes.

Table 2-1. The Eight Bytes in a USB SETUP Packet

Byte	Field	Meaning
0	bmRequestType	Request Type, Direction, and Recipient.
1	bRequest	The actual request (see Table 2-2).
2	wValueL	
3	wValueH	16-bit value, varies according to bRequest.
4	wIndexL	
5	wIndexH	16-bit field, varies according to bRequest.
6	wLengthL	Number of bytes to transfer if there is a data
7	wLengthH	phase.

The Byte column in Table 2-1 shows the byte offset from SETUPDAT. The Field column shows the different bytes in the request, where the 'bm' prefix means bitmap, 'b' means byte [8 bits, 0 to 255], and 'w' means word [16 bits, 0 to 65535].

Table 2-2 shows the values defined for bRequest, and how the firmware responds to each request. The remainder of this chapter describes each of the requests in Table 2-2 in detail.

Note Table 2-2 applies when RENUM = 1, meaning that the firmware, rather than the Astoria hardware, handles device requests.



bRequest	Name	Astoria Action	Firmware Response
0x00	Get Status	SUDAV Interrupt	Supply RemWU, SelfPwr or Stall Bits
0x01	Clear Feature	SUDAV Interrupt	Clear RemWU, SelfPwr or Stall Bits
0x02	(Reserved)	None	Stall EP0
0x03	Set Feature	SUDAV Interrupt	Set RemWU, SelfPwr or Stall Bits
0x04	(Reserved)	None	Stall EP0
0x05	Set Address	Update FNADDR Register	None
0x06	Get Descriptor	SUDAV Interrupt	Supply table data over EP0-IN
0x07	Set Descriptor	SUDAV Interrupt	Application dependent
0x08	Get Configuration	SUDAV Interrupt	Send current configuration number
0x09	Set Configuration	SUDAV Interrupt	Change current configuration
0x0A	Get Interface	SUDAV Interrupt	Supply alternate setting number from RAM
0x0B	Set Interface	SUDAV Interrupt	Change alternate setting number
0x0C	Sync Frame	SUDAV Interrupt	Supply a frame number over EP0-IN
Vendor Requests			
0xA0 (Firmware Lo	oad)	Upload / Download on-chip RAM	
0xA1 to 0xAF		SUDAV Interrupt	Reserved by Cypress Semiconductor
All except 0xA0		SUDAV Interrupt	Application dependent

Table 2-2. How the Firmware Handles USB Device Requests (RENUM = 1)

In the ReNumerated condition (RENUM = 1), Astoria passes all USB requests except Set Address to the firmware using the SUDAV interrupt.

Astoria implements one vendor-specific request: 'Firmware Load,' 0xA0. (The bRequest value of 0xA0 is valid only if byte 0 of the request, bmRequestType, is also 'x10xxxxx,' indicating a vendor-specific request.) The 0xA0 firmware load request may be used even after ReNumeration[™], but is only valid while the 8051 is held in reset. If your application implements vendor-specific USB requests, and you do not want to use the Firmware Load feature, do not use the bRequest value 0xA0 for your custom requests. The Firmware Load feature is fully described in the Enumeration and ReNumeration[™] chapter on page 35.

To avoid future incompatibilities, vendor requests 0xA0 to 0xAF are reserved by Cypress Semiconductor.

2.2.1 Get Status


The USB Specification defines three USB status requests. A fourth request, to an interface, is declared in the specification as 'reserved'. The four status requests are:


- Remote Wakeup (device request)
- Self-Powered (device request)
- Stall (endpoint request)
- Interface request (reserved)

Astoria automatically asserts the SUDAV interrupt to tell the firmware to decode the SETUP packet and supply the appropriate status information.

As Figure 2-4 shows, the firmware responds to the SUDAV interrupt by decoding the eight bytes Astoria has copied into RAM at SETUPDAT. The firmware answers a Get Status request (bRequest = 0) by loading two bytes into the EP0BUF buffer and loading the byte count register EP0BCH:L with the value 0x0002. Astoria then transmits these two bytes in response to an IN token. Finally, the firmware clears the HSNAK bit (by writing '1' to it), which instructs Astoria to ACK the status stage of the transfer.







The following tables show the eight SETUP bytes for Get Status Requests.

Table 2-3. Get Status-Device (Remote Wakeup and Self-Powered Bits)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x00	Get Status	Load two bytes into
2	wValueL	0x00		EP0BUF:
3	wValueH	0x00		Byte 0: bit 0 = Self-Powered
4	wIndexL	0x00		Byte 0: bit 1 =
5	wIndexH	0x00		Remote Wakeup
6	wLengthL	0x02	Two bytes	Byte 1: zero
7	wLengthH	0x00	requested	

Get Status-Device queries the state of two bits, Remote Wakeup and Self-Powered. The Remote Wakeup bit shows whether the device is enabled to request remote wakeup (remote wakeup is explained in the Power Management chapter on page 59). The Self-Powered bit shows whether the device is self-powered (as opposed to USB bus-powered).

The firmware returns these two bits by loading two bytes into EP0BUF, then loading a byte count of 0x0002 into EP0BCH:L.

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x82	IN, Endpoint	
1	bRequest	0x00	Get Status	
2	wValueL	0x00		
3	wValueH	0x00		Load two bytes into EP0BUF:
4	wIndexL	EP	0x00-0x08:	Byte 0: bit 0 =
5	wIndexH	0x00	OUT0-OUT8 0x80-0x88: IN0-IN8	Stall Bit for EP(n) Byte 1: zero
6	wLengthL	0x02	Two bytes	
7	wLengthH	0x00	requested	

Table 2-4. Get Status-Endpoint (Stall Bits)

Each endpoint has a STALL bit in its EPxCS register. If this bit is set, any request to the endpoint returns a STALL hand-



shake rather than ACK or NAK. The Get Status-Endpoint request returns the STALL state for the endpoint shown in byte 4 of the request. Note that bit 7 of the endpoint number EP (byte 4) specifies direction (0 = OUT, 1 = IN).

Endpoint zero is a CONTROL endpoint, which by USB definition is bidirectional. Therefore, it has only one stall bit.

About STALL

The USB STALL handshake means that something unexpected has happened. For instance, if the host requests an invalid alternate setting or tries to send data to a non-existent endpoint, the device responds with a STALL handshake over endpoint zero instead of ACK or NAK.

Stalls are defined for all endpoint types except ISOCHRO-NOUS, which does not employ handshakes. Every Astoria bulk endpoint has its own stall bit. The firmware sets the stall condition for an endpoint by setting the stall bit in the endpoint's EPxCS register. The host tells the firmware to set or clear the stall condition for an endpoint using the Set Feature/Stall and Clear Feature/Stall requests.

The device can also set the stall condition on its own. For example, in a routine that handles endpoint zero device requests, the firmware stalls EP0 when a request that is not defined or not supported is decoded.

Once the firmware stalls an endpoint, it does not remove the stall until the host issues a Clear Feature/Stall request. An exception to this rule is endpoint 0, which reports a stall condition only for the current transaction, then automatically clears the stall condition. This prevents endpoint 0, the default CONTROL endpoint, from locking out device requests.

Table 2-5.	Get Status-Interface

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x81	IN, Endpoint	
1	bRequest	0x00	Get Status	
2	wValueL	0x00		Load two bytes into
3	wValueH	0x00		EPOBUF:
4	wIndexL	0x00		Byte 0: zero
5	wIndexH	0x00		Byte 1: zero
6	wLengthL	0x02	Two bytes	
7	wLengthH	0x00	requested	

Get Status/Interface is easy: the firmware returns two zero bytes through EP0BUF and clears the HSNAK bit (by writing '1' to it). The requested bytes are shown as 'Reserved (reset to zero)' in the USB Specification.

2.2.2 Set Feature

Set Feature enables remote wakeup, stalls an endpoint, or puts the device into a specific test mode. No data stage is required.

Table 2-6. Set Feature-Device (Set Remote Wakeup Bit)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x03	Set Feature	
2	wValueL	0x01	Feature selector:	
3	wValueH	0x00	Remote Wakeup	Set the Remote
4	wIndexL	0x00		Wakeup Bit
5	wIndexH	0x00		
6	wLengthL	0x00		
7	wLengthH	0x00		

This Set Feature-Device request sets the Remote Wakeup bit. This is the same bit reported back to the host as a result of a Get Status-Device request (Table 2-3 on page 25). The host uses this bit to enable or disable remote wakeup by the device.

Table 2-7. Set Feature-Device (Set TEST_MODE Feature)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x03	Set Feature	
2	wValueL	0x02	Feature selector:	
3	wValueH	0x00	TEST_MODE	
4	wIndexL	0x00		ACK handshake phase
5	wIndexH	0xnn	nn = Specific test mode	
6	wLengthL	0x00		
7	wLengthH	0x00		

This Set Feature-Device request sets the TEST_MODE feature. This request puts the device into a specific test mode; you must cycle power to the device to exit test mode. The Astoria SIE handles this request automatically, but the firmware is responsible for acknowledging the handshake phase.



Table 2-8. Set Feature-Endpoint (Stall)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x02	OUT, Endpoint	
1	bRequest	0x03	Set Feature	
2	wValueL	0x00	Feature selector:	
3	wValueH	0x00	STALL	
4	wIndexL	EP	0x00-0x08:	Set the STALL bit for the indicated
5	wIndexH	0x00	OUT0-OUT8 0x80-0x88: IN0-IN8	endpoint.
6	wLengthL	0x00		
7	wLengthH	0x00		

The only Set Feature-Endpoint request presently defined in the USB Specification is to stall an endpoint. The firmware responds to this request by setting the STALL bit in the EPxCS register for the indicated endpoint EP (byte 4 of the request). The firmware can stall an endpoint either on its own or in response to the device request. Endpoint stalls are cleared by the host Clear Feature-Stall request.

The firmware responds to the Set Feature-Stall request by performing the following tasks:

- 1. Set the STALL bit in the indicated endpoint's EPxCS register.
- 2. Reset the data toggle for the indicated endpoint.
- 3. Restore the stalled endpoint to its default condition, ready to send or accept data after the stall condition is removed by the host (using a Clear Feature/Stall request). For EP1 IN, for example, firmware clears the BUSY bit in the EP1CS register; for EP1OUT, firmware loads any value into the EP1 byte-count register.
- 4. Clear the HSNAK bit in the EP0CS register (by writing 1 to it) to end the Set Feature/Stall CONTROL transfer.

Step 3 is also required whenever the host sends a Set Interface request.

Data Toggles

Astoria automatically maintains the endpoint toggle bits to ensure data integrity for USB transfers. Firmware should directly manipulate these bits only for a very limited set of circumstances:

- Set Feature/Stall
- Set Configuration
- Set Interface

2.2.3 Clear Feature

Clear Feature disables remote wakeup or to clear a stalled endpoint.

Table 2-9.	Clear Feature-Device (Clear Remote Wakeup
	Bit)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x01	Clear Feature	
2	wValueL	0x01	Feature selector:	
3	wValueH	0x00	Remote Wakeup	Clear the remote
4	wIndexL	0x00		wakeup bit.
5	wIndexH	0x00		
6	wLengthL	0x00		
7	wLengthH	0x00		

Table 2-10. Clear Feature-Endpoint (Clear Stall)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x02	OUT, Endpoint	
1	bRequest	0x01	Clear Feature	
2	wValueL	0x00	Feature selector:	
3	wValueH	0x00	STALL	Clear the STALL bit
4	wIndexL	EP	0x00-0x08:	for the indicated
5	wIndexH	0x00	OUT0-OUT8 0x80-0x88: IN0-IN8	endpoint.
6	wLengthL	0x00		
7	wLengthH	0x00		

If the USB device supports remote wakeup (reported in its descriptor table when the device enumerates), the Clear Feature/Remote Wakeup request disables wakeup capability.

The Clear Feature/Stall request removes the stall condition from an endpoint. The firmware responds by clearing the STALL bit in the indicated endpoint's EPxCS register.

2.2.4 Get Descriptor

During enumeration, the host queries a USB device to learn its capabilities and requirements using Get Descriptor requests. Using tables of descriptors, the device sends back (over EP0-IN) such information as what device driver to load, how many endpoints it has, its different configurations, alternate settings it may use, and informative text strings about the device.

Astoria provides a special Setup Data Pointer to simplify firmware service for Get Descriptor requests. The firmware loads this 16-bit pointer with the starting address of the requested descriptor and clears the HSNAK bit (by writing '1' to it), and Astoria transfers the whole descriptor.






Figure 2-5. Using Setup Data Pointer (SUDPTR) for Get_Descriptor Requests

Figure 2-5 shows the use of the Setup Data Pointer. This pointer is implemented as two registers, SUDPTRH and SUDPTRL. The base address of SUDPTRH:L must be word-aligned. Most Get Descriptor requests involve transferring more data than fits into one packet. In the Figure 2-5 example, the descriptor data consists of 91 bytes.

The CONTROL transaction starts in the usual way, with Astoria automatically transferring the eight bytes from the SETUP packet into RAM at SETUPDAT, then asserting the SUDAV interrupt request. The firmware decodes the Get Descriptor request, and responds by clearing the HSNAK bit (by writing '1' to it), and then loading the SUDPTRH:L registers with the address of the requested descriptor. Loading the SUDPTRL register causes Astoria to automatically respond to two IN transfers with 64 bytes and 27 bytes of data using SUDPTRH:L as a base address, and then to respond to the STATUS stage with an ACK.

The usual endpoint-zero interrupts SUDAV and EP0IN remain active during this automated transfer, so firmware normally disables these interrupts because the transfer requires no firmware intervention.

Three types of descriptors are defined: Device, Configuration, and String.

2.2.4.1 Get Descriptor-Device

Table 2-11. Get Descriptor-Device

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x06	Get Descriptor	
2	wValueL	0x00		
3	wValueH	0x01	Descriptor type: Device	Set SUDPTR H:L to start of Device
4	wIndexL	0x00		Descriptor table in RAM.
5	wIndexH	0x00		
6	wLengthL	LenL		
7	wLengthH	LenH		

As shown in Figure 2-5 on page 28, the firmware loads the two-byte SUDPTRH:L with the starting address of the Device Descriptor table. The start address must be word-



aligned. When SUDPTRL is loaded, Astoria automatically performs the following operations:

- Reads the requested number of bytes for the transfer from bytes 6 and 7 of the SETUP packet (LenL and LenH in Table 2-11).
- 2. Reads the requested descriptor's length field to determine the actual descriptor length.
- Sends the smaller of (a) the requested number of bytes or (b) the actual number of bytes in the descriptor, over EP0BUF using the Setup Data Pointer as a data table index. This is the second phase of the three-phase CONTROL transfer. Astoria packetizes the data into multiple data transfers as necessary.
- 4. Checks for errors and retransmits data packets if necessary.
- 5. Responds to the third (handshake) phase of the CON-TROL transfer to terminate the operation.

The Setup Data Pointer can be used for any Get Descriptor request (for example, Get Descriptor-String).

It can also be used for vendor-specific requests. If bytes six and seven of those requests contain the number of bytes in the transfer (see Step 1, above), the Setup Data Pointer works automatically, as it does for Get Descriptor requests; if bytes six and seven do not contain the length of the transfer, the length can be loaded explicitly (see the SDPAUTO paragraphs of section 8.6 The Setup Data Pointer on page 83).

The firmware can do manual CONTROL transfers by directly loading the EP0BUF buffer with the various packets and keeping track of which SETUP phase is in effect. This is a good USB training exercise, but not necessary because of the hardware support built into Astoria for CONTROL transfers.

For DATA stage transfers of fewer than 64 bytes, moving the data into the EP0BUF buffer and then loading the EP0BCH:L registers with the byte count is equivalent to loading the Setup Data Pointer. However, this wastes bandwidth because it requires byte transfers into the EP0BUF Buffer; using the Setup Data Pointer does not.

2.2.4.2 Get Descriptor-Device Qualifier

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x06	Get Descriptor	
2	wValueL	0x00		
3	wValueH	0x06	Descriptor type: Device Qualifier	Set SUDPTR H:L to start of the appro- priate Device Quali-
4	wIndexL	0x00		fier Descriptor table in RAM.
5	wIndexH	0x00		
6	wLengthL	LenL		
7	wLengthH	LenH		

The Device Qualifier descriptor is used only by devices capable of high-speed (480 Mbps) operation; it describes information about the device that would change if the device were operating at the other speed (for example, if the device is currently operating at high speed, the device qualifier returns information about how it would operate at full speed, and the reverse).

Device Qualifier descriptors are handled just like Device descriptors; the firmware loads the appropriate descriptor address (must be word-aligned) into SUDPTRH:L, then Astoria does the rest.

2.2.4.3 Get Descriptor-Configuration

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x06	Get Descriptor	
2	wValueL	STR	String Number	
3	wValueH	0x03	Descriptor type: String	Set SUDPTR H:L to start of String
4	wIndexL	0x00	(Language ID L)	Descriptor table in RAM
5	wIndexH	0x00	(Language ID H)	
6	wLengthL	LenL		
7	wLengthH	LenH		



2.2.4.4 Get Descriptor-String

Table 2-14. Get Descriptor-String

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x06	Get Descriptor	
2	wValueL	STR	String number	
3	wValueH	0x03	Descriptor type: String	Set SUDPTR H:L to start of String
4	wIndexL	0x00	(Language ID L)	Descriptor table in RAM.
5	wIndexH	0x00	(Language ID H)	
6	wLengthL	LenL		
7	wLengthH	LenH		

Configuration and String descriptors are handled similarly to Device descriptors. The firmware reads byte 2 of the Setup data to determine which configuration or string is being requested, then loads the corresponding descriptor address (must be word-aligned) into SUDPTRH:L. Astoria does the rest.

2.2.4.5 Get Descriptor-Other Speed Configuration

Table 2-15. G	Get Descriptor-Other	Speed Configuration
---------------	-----------------------------	---------------------

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x06	Get Descriptor	
2	wValueL	CFG	Other speed configuration number	Set SUDPTR H:L to
3	wValueH	0x07	Descriptor type: Other Speed Configuration	start of Other Speed Configuration Descriptor table in RAM.
4	wIndexL	0x00	(Language ID L)	RAM.
5	wIndexH	0x00	(Language ID H)	
6	wLengthL	LenL		
7	wLengthH	LenH		

The Other Speed Configuration descriptor is used only by devices capable of high-speed (480 Mbps) operation; it describes the configurations of the device if it were operating at the other speed (that is, if the device is currently operating at high speed, the Other Speed Configuration returns information about full-speed configuration and the reverse).

Other Speed Configuration descriptors are handled just like Configuration descriptors; the firmware loads the appropriate descriptor address (must be word-aligned) into SUDPTRH:L. Astoria does the rest.

2.2.5 Set Descriptor

Table 2-16. Set Descriptor-Device

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x07	Set Descriptor	
2	wValueL	0x00		
3	wValueH	0x01	Descriptor type: Device	Read device descriptor data over
4	wIndexL	0x00		EP0BUF.
5	wIndexH	0x00		
6	wLengthL	LenL		
7	wLengthH	LenH		

Table 2-17. Set Descriptor-Configuration

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x07	Set Descriptor	
2	wValueL	0x00		
3	wValueH	0x02	Descriptor type: Configuration	Read configuration descriptor data over
4	wIndexL	0x00		EP0BUF.
5	wIndexH	0x00		
6	wLengthL	LenL		
7	wLengthH	LenH		

Table 2-18. Set Descriptor-String

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	IN, Device	
1	bRequest	0x07	Set Descriptor	
2	wValueL	0x00	String number	
3	wValueH	0x03	Descriptor type: String	Read string descrip- tor data over
4	wIndexL	0x00	(Language ID L)	EP0BUF.
5	wIndexH	0x00	(Language ID H)	
6	wLengthL	LenL		
7	wLengthH	LenH		

The firmware handles Set Descriptor requests by clearing the HSNAK bit (by writing '1' to it), then reading descriptor data directly from the EP0BUF buffer. Astoria keeps track of the number of bytes transferred from the host into EP0BUF, and compares this number with the length field in bytes six and seven. When the proper number of bytes has been transferred, Astoria automatically responds to the STATUS phase, which is the third and final stage of the CONTROL transfer.



Note The firmware controls the flow of data in the Data stage of a CONTROL transfer. After the firmware processes each OUT packet, it writes any value into the endpoint's byte count register to rearm the endpoint.

Configurations, Interfaces, and Alternate Settings

A USB device has one or more **configurations**. Only one configuration is active at any time.


A configuration has one or more **interfaces**, all of which are concurrently active. Multiple interfaces allow different host-side device drivers to be associated with different portions of a USB device.

Each interface has one or more **alternate settings**. Each alternate setting has a collection of one or more endpoints.

This structure is a software model; Astoria takes no action when these settings change. However, the firmware **must reinitialize endpoints and reset the data toggle** when the host changes configurations or interfaces' alternate settings.

To the firmware, a 'configuration' is a byte variable that indicates the current setting.

Figure 2-6. Configurations, Interfaces, and Alternate Settings



The host issues a Set Configuration request to select a configuration, and a Get Configuration request to determine the current configuration.

2.2.5.1 Set Configuration

Table 2-19. Set Configuration

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x09	Set Configuration	
2	wValueL	CFG	Configuration number	Read and store
3	wValueH	0x00		CFG, change con-
4	wIndexL	0x00		figurations in firm- ware.
5	wIndexH	0x00		
6	wLengthL	0x00		
7	wLengthH	0x00		

When the host issues the Set Configuration request, the firmware saves the configuration number (byte 2, CFG, in Table 2-19), performs any internal operations needed to support the configuration, and finally clears the HSNAK bit (by writing '1' to it) to end the Set Configuration CONTROL transfer.

Note After setting a configuration, the host issues Set Interface commands to set up the various interfaces contained in the configuration.

2.2.6 Get Configuration

Table 2-20. Get Configuration

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x80	IN, Device	
1	bRequest	0x08	Get Configuration	
2	wValueL	0x00		
3	wValueH	0x00		Send CFG over
4	wIndexL	0x00		EP0 after reconfig- uring.
5	wIndexH	0x00		
6	wLengthL	1	LenL	
7	wLengthH	0	LenH	

When the host issues the Get Configuration request, the firmware returns the current configuration number. It loads the configuration number into EP0BUF, loads a byte count of one into EP0BCH:L, and finally clears the HSHAK bit (by writing '1' to it) to terminate the Set Configuration CONTROL transfer.

2.2.7 Set Interface

This confusingly named USB command actually sets 'alternate settings' for a specified interface.

USB devices can have multiple concurrent interfaces. For example, a device may have an audio system that supports different sample rates, and a graphic control panel that sup-



ports different languages. Each interface has a collection of endpoints. Except for endpoint 0, which each interface uses for device control, interfaces cannot share endpoints.

Interfaces can report alternate settings in their descriptors. For example, the audio interface can have settings '0', '1', and '2' for 8-kHz, 22-kHz, and 44-kHz sample rates, respectively. The panel interface can have settings '0' and '1' for English and Spanish, respectively. The Set/Get Interface requests select among the alternate settings in an interface.

Table 2-21. Set Interface (Actually, Set Alternate Setting #AS for Interface #IF)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x00	OUT, Device	
1	bRequest	0x0B	Set Interface	
2	wValueL	AS	Alternate setting number	Read and store byte
3	wValueH	0x00		2 (AS) for Interface #IF, change setting
4	wIndexL	IF	Interface number	for Interface #IF in firmware.
5	wIndexH	0x00		mmware.
6	wLengthL	0x00		
7	wLengthH	0x00		

The firmware should respond to a Set Interface request by doing the following:

- 1. Perform the internal operation requested (such as adjusting a sampling rate).
- 2. Reset the data toggles for every endpoint in the interface.
- Restore the endpoints to their default conditions, ready to send or accept data. For EP1 IN, for example, firmware clears the BUSY bit in the EP1CS register; for EP1OUT, firmware loads any value into the EP1 bytecount register.
- 4. Clear the HSNAK bit (by writing '1' to it) to end the Set Interface CONTROL transfer.

2.2.8 Get Interface

Table 2-22. Get Interface (Actually, Get Alternate Setting #AS for interface #IF)

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x81	IN, Device	
1	bRequest	0x0A	Get Interface	
2	wValueL	0x00		
3	wValueH	0x00		Send AS for Inter-
4	wIndexL	IF	Interface number	face #IF over EP0.
5	wIndexH	0x00		
6	wLengthL	1	LenL	
7	wLengthH	0	LenH	

When the host issues the Get Interface request, the firmware returns the alternate setting for the requested interface IF and clears the HSNAK bit (by writing '1' to it).

2.2.9 Set Address

When a USB device is first plugged in, it responds to device address 0 until the host assigns it a unique address using the Set Address request. Astoria copies this device address into the FNADDR (Function Address) register, and subsequently responds only to requests to this address. This address is in effect until the USB device is unplugged, the host issues a USB Reset, or the host powers down.

The FNADDR register is read-only. Whenever Astoria ReNumerates (see Enumeration and ReNumeration™ chapter on page 35), it automatically resets FNADDR to zero, allowing the device to come back as new.

An Astoria program does not need to know the device address, because Astoria automatically responds only to the host-assigned FNADDR value. The device address is readable only for debug or diagnostic purposes.



2.2.10 Sync Frame

Table 2-23. Sync Frame

Byte	Field	Value	Meaning	Firmware Response
0	bmRequestType	0x82	IN, Endpoint	
1	bRequest	0x0C	Sync Frame	
2	wValueL	0x00		
3	wValueH	0x00		Send a frame num- ber over EP0 to
4	wIndexL	EP	Endpoint number	synchronize end- point #EP
5	wIndexH	0x00		
6	wLengthL	2	LenL	
7	wLengthH	0	LenH	

The Sync Frame request establishes a marker in time so the host and USB device can synchronize multiframe transfers over isochronous endpoints.

Suppose an isochronous transmission consists of a repeating sequence of five 300-byte packets transmitted from host to device over EP8-OUT. Both host and device maintain sequence counters that count repeatedly from 1 to 5 to keep track of the packets inside a transmission. To start up in sync, both host and device must reset their counts to '0' at the same time (in the same frame).

To get in sync, the host issues the Sync Frame request with EP = EP8OUT (0x08). The firmware responds by loading EP0BUF with a two-byte frame count for some future time; for example, the current frame plus 20. This marks frame 'current + 20' as the sync frame, during which both sides initialize their sequence counters to '0'. The current frame count is always available in the USBFRAMEL and USB-FRAMEH registers.

Multiple isochronous endpoints can be synchronized in this way; the firmware can keep a separate internal sequence count for each endpoint.

About USB Frames

In full-speed mode (12 Mbps), the USB host issues an SOF (Start Of Frame) packet once every millisecond. Every SOF packet contains an 11-bit (mod-2048) frame number. The firmware services all isochronous transfers at SOF time, using a single SOF interrupt request and vector. If Astoria detects a missing or garbled SOF packet, it can use an internal counter to generate the SOF interrupt automatically.

In high-speed mode (480 Mbps), each frame is divided into eight 125- μ s microframes. Although the frame counter still increments only once per frame, the host issues an SOF every microframe. The host and device always synchronize on microframe 0 of the frame specified in the device's response to the Sync Frame request; there is no method to synchronize on any other microframe.

Endpoint Zero



3. Enumeration and ReNumeration[™]



West Bridge[®] Astoria[™] configuration is 'soft': Code and data are stored in internal RAM, which can be loaded from the processor using Astoria's processor port, as explained in 3.1.1 Loading the Firmware from the Processor or it can be loaded from attached EEPROM, as explained in 3.1.2 Legacy Boot Mode. In these scenarios, Astoria-based USB peripherals can operate without ROM, EEPROM, or flash memory, shortening production lead times and making firmware updates very simple.

To support this soft configuration, Astoria is also capable of enumerating as a USB device without firmware, as explained in 3.1.5 The Default USB Device on page 38. This automatically-enumerated USB device (the default USB device) contains a set of interfaces and endpoints and can accept firmware downloaded from the host. However, at a minimum, an I²C boot EEPROM is required for production (see 3.1 Firmware Loading for more details).

Note For Astoria, two separate default USB devices exist, one for enumeration as a full-speed (12 Mbps) device, and the other for enumeration as a high-speed (480 Mbps) device. Astoria automatically performs the speed-detect protocol and chooses the proper default USB device. The two sets of default USB device descriptors are shown in Appendices A and B.

Once the default USB device enumerates and the host downloads firmware and descriptor tables to Astoria, it then starts executing the downloaded code, which electrically simulates a physical disconnect or connect from the USB and causes Astoria to enumerate again as a second device, this time taking on the USB personality defined by the downloaded code and descriptors. This patented secondary enumeration process is called 'Renumeration™'.

An Astoria register bit called RENUM controls whether device requests over endpoint zero are handled by firmware or automatically by the default USB device. When RENUM = 0, the default USB device handles the requests automatically; when RENUM = 1, firmware handles them.

3.1 Firmware Loading

If Astoria is configured to SRAM, PNAND, ADM, or PSPI modes, the firmware image can be also downloaded through any of these interfaces.

The 8051 is in reset state after power-on reset (POR) and the RSTCTRL field of the CY_AN_MEM_RST_CTRL_REG register is b'01. After firmware download finishes, the processor must release the 8051 from reset by writing b'00 to the RSTCTRL field of the CY_AN_MEM_RST_CTRL_REG register.

The program memory in Astoria is 24 KB; therefore, the maximum firmware size is 24 KB. The Program RAM is supplied by VDD (core) and the firmware must be reloaded every time VDD (core) is applied or reapplied, and on soft reset, hard reset, standby wake up, or core power down. There are three options for loading the 8051 MCU firmware to Program RAM:

- Processor Boot mode
- Legacy Boot mode (EEPROM from PI2C)
- Debug Boot mode

3.1.1 Loading the Firmware from the Processor

After power-on reset, the processor at the P-port loads the 8051 firmware to the 8051 Program RAM. The firmware image must be split into chunks of 64 bytes for download. The last chunk of the firmware image can be between 2 and 64 bytes, but must be an even number of bytes. The processor must first load the 4-byte SETUP packet through the EP2 buffer to Astoria. After that, the processor must start loading the firmware image, which is in chunks of 64 bytes. After the completion of the firmware load, the P-port processor must release the 8051 MCU from reset by writing '00' to RSTCTRL. The SETUP packet is shown in Figure 3-1 on page 36 and the firmware loading flowchart is shown in Figure 3-2 on page 37.

1. After a whole-chip reset, the 8051 MCU is in soft reset.



Note The 8051 is in reset because the RSTCTRL defaults to '01'.

- The processor polls the WAKEUP field in the Power Management Control and Status register (CY_AN_MEM_PWR_MAGT_STAT) to ensure that the PLL is locked before configuring the configuration registers.
- 3. The processor must first configure the P-port Endian Configuration register and then configures the remaining configuration registers (addresses 0x80 through 0xFB).
- 4. The firmware is downloaded from the processor using the following steps. Astoria has a 24-KB program/data memory; the firmware image must be smaller than that. The downloaded firmware must be broken down into chunks of 2 to 64 bytes (the data packets must be transferred in an even number of bytes) for download.
 - a. The processor writes the value '4' to the COUNT field of EP2 Endpoint Buffer DMA register (CY_AN_MEM_P0_EP2_DMA_REG) and sets the DMAVAL field of the EP2 Endpoint Buffer DMA register. This step sends a request for the EP2 buffer for data transfer.
 - b. If the internal EP2 buffer is available, the EP2DRQ field in the DRQ Status register is set to '1' (for polling) and the DRQ# signal (for DMA) is asserted. The DRQ signifies that the internal write FIFO is available.
 - c. After the EP2DRQ field is set to '1', the processor loads the four bytes of the SETUP packet to Endpoint Buffer EP2. In the SETUP packet, the first and second bytes define the Program RAM destination address (DA) and the third and fourth bytes define the total data packet length, dataLength (dataLength must be an even number). Figure 3-1 on page 36 shows the SETUP packet format.
 - d. After the 4-byte SETUP packet has been loaded to EP2, the processor resets the DMAVAL field of the EP2 Endpoint Buffer DMA register to zero. This step tells the internal mechanism that the download is complete, resets the EP2DRQ field to '0', and deasserts the DRQ# signal.
 - e. Internally, Astoria takes the 4-byte SETUP packet (destination address and packet length) and encodes it to an 8-byte setup token.
 - f. After the SETUP packet has been sent, the processor starts preparing to load the data packet (firmware image).
 - g. The processor writes dataLength (number of bytes of the following data packet) to the COUNT field (2 to 64, must be even number of bytes) and sets the DMAVAL field EP2 Endpoint Buffer DMA register (CY_AN_MEM_P0_EP2_DMA_REG) to '1'. As in step a, this step sends a request to the EP2 buffer for data transfer.

- h. The processor waits for EP2 DRQ (either by polling the EP2DRQ or waiting for the assertion of DRQ# signal).
- i. When EP2 is available, Astoria sets EP2DRQ to '1' and asserts the DRQ signal. The DRQ means that the internal write FIFO is empty.
- When EP2DRQ is set or the DRQ# signal is asserted, the processor loads the data packet (firmware) to endpoint buffer EP2.
- k. After the data packet has been loaded to EP2, the processor must reset the DMAVAL field of the EP2 Endpoint Buffer DMA register to zero. This step tells the internal mechanism that the download is complete, resets the EP2DRQ field to '0', and deasserts the DRQ signal.
- I. Astoria resets EP2 DRQ and deasserts the DRQ# signal.
- m. Repeat step g to step I until the firmware image has been completely downloaded.
- n. After the firmware image has been completely downloaded, the processor must set the WBOOT field of the Soft Reset Control register to indicate that the firmware image has been downloaded.
- 5. The processor releases the 8051 MCU from reset by writing '00' to the RSTCTRL field of the CY_AN_MEM_RST_CTRL_REG register. The 8051 then starts executing its main program.
- The firmware running on the 8051 clears the CFGMODE field in the P-port Interface Configuration Register (CY_AN_MEM_P0_VM_SET) by writing a zero. This step causes Astoria's RESETOUT pin and RSTCMPT field in Soft Reset Control register to go HIGH.

Note The CFGMODE field is accessible only to Astoria firmware.

Figure 3-1. The SETUP Packet Format

The Format of 4 bytes SETUP Packet

Program RAM Addr LSB	1 st Byte
Program RAM Addr MSB	2 nd Byte
Data Packet Length LSB	3 rd Byte
Data Packet Length MSB	4 th Byte

* Data Packet Length must be even number of byte






Figure 3-2. Firmware Loading by Processor Flow Chart

3.1.2 Legacy Boot Mode

When the P-port is configured to PSPI (slave), ADM, or PNAND mode, Astoria supports the legacy boot mode. In this configuration, the EEPROM port is available in the P-port to download the firmware image from the EEPROM with the PID/VID/DID value (in the EEPROM) to the internal Program RAM.

If, at power-on reset, the state machine in Astoria detects an EEPROM connected to its I^2C with the value 0xC2 at address 0, Astoria loads the EEPROM data into on-chip RAM. It also sets the RENUM bit to 1, causing device requests to be handled by the firmware. After loading the firmware image to the RAM, the 8051 is released from the reset and starts executing at X'0000.

If no firmware image is found from the EEPROM (or no EEPROM is connected), Astoria can download the firmware image from the processor through the PSPI, ADM, or PNAND interface.

The format of the EEPROM image for firmware image download is shown in Table 3-1.

Table 3-1. EEPROM Data Format

EERPOM Address	Contents		
0	0xC2		
1	Vendor ID (VID) L		
2	Vendor ID (VID) H		
3	Product ID (PID) L		
4	Product ID (PID) H		
5	Device ID (DID) L		
6	Device ID (DID) H		
7	Configuration byte		
8	Length H		
9	Length L		
10	Start Address H		
11	Start Address L		
12	"C" - EEPROM Loaded Patent		
13	"Y" - EEPROM Loaded Patent		
14	Data Block		
	Length H		
	Length L		
	Start Address H		
	Start Address L		
	Data Block		
	0x80		
	0x01		
	0xE6		
	0x00		
last	0000000		

3.1.3 Debug Boot Mode

The debug boot mode in Astoria has been extended to cover all processor interface modes. It has three major debug modes: PCRAM debug mode, SRAM debug mode, and EIM debug mode. Table 3-2 lists all the normal and debug modes in different processor interfaces. The debug mode is determined by the state of the test mode pins TEST [2:0] and PA[3:2] at power up (the WAKEUP pin must be high).

When Astoria enters debug boot mode, the GPIO[1:0] pins are configured by default as a UART interface (GPIO[0] = TXD0, GPIO[1] = RXD0), that allows firmware developers to connect a debugger. The UART interface can be disabled by setting the DEBUG_UART_DIS field to GPIO[1:0].



Astoria Operational Modes								
		Operat	ry					
TEST[2]	TEST[1]	TEST[0]	WAKEUP	VMTYPE field in CY_AN_MEM_P0_VM_SET register	Modes			
0	0	0	0	101	Stand By (Non ADM Pseudo CRAM Mode)			
0	0	0	1	101	Normal (Non ADM Pseudo CRAM Mode)			
0	0	1	1	101	Mfg / Debug (Non ADM Pseudo CRAM Mode)			
0	0	0	0	111	Stand By (SRAM Mode)			
0	0	0	1	111	Normal (SRAM Mode)			
0	0	1	1	111	Mfg / Debug (SRAM Mode)			
0	1	0	0	x	Extended I/F Stand By			
0	1	0	1	x	Extended I/F Mode (EIM)			
0	1	1	1	х	Extended I/F (Mfg / Debug)			

Table 3-2. Astoria Operation and Manufacture/Debug modes Selection

3.1.4 Register Configuration

West Bridge Astoria's internal registers must be set up following a hard reset or a whole reset in the Soft Reset Control register. In this stage, the external processor provides the values by writing to the registers.

Note that the default values in registers allow the processor to program the internal 8051 and access all registers.

At any time that the RESET# input is deasserted, the external processor can write to the configuration registers. The processor must ensure that all registers are properly configured. It can override the values in the configuration registers in this setup. The 8051 firmware must reset the CFGMODE field in the P-port Interface register to indicate the completion of reset initialization. When complete, Astoria deasserts the RESETOUT pin and resets the CFGMODE field in the Pport Interface Configuration register to '0'.

3.1.5 The Default USB Device

The default USB device consists of a single USB configuration containing one interface (interface 0) and alternate settings 0, 1, 2 and 3. The endpoints and MaxPacketSizes reported for this device are shown in Table 3-3 (full speed) and Table 3-4 (high speed). Note that alternate setting zero consumes no interrupt or isochronous bandwidth, as recommended by the USB Specification.

Table 3-3. Default Full-Speed Alternate Settings

Alternate Setting	0	1	2	3
ep0	64	64	64	64
ep1out	0	64 bulk	64 int	64 int
ep1in	0	64 bulk	64 int	64 int
ep2	0	64 bulk out (2x)	64 int out (2x)	64 iso out (2x)

Table 3-3. Default Full-Speed Alternate Settings

ep4	0	64 bulk out (2x)	64 bulk out (2x)	64 bulk out (2x)
ep6	0	64 bulk in (2x)	64 int in (2x)	64 iso in (2x)
ep8	0	64 bulk in (2x)	64 bulk in (2x)	64 bulk in (2x)

Note '0' means not implemented, '2x' means double buffered.

Table 3-4. Default High-Speed Alternate Settings

Alternate Setting	0	1	2	3
ep0	64	64	64	64
ep1out	0	512 bulk	64 int	64 int
ep1in	0	512 bulk	64 int	64 int
ep2	0	512 bulk out (2x)	512 int out (2x)	512 iso out (2x)
ep4	0	512 bulk out (2x)	512 bulk out (2x)	512 bulk out (2x)
ep6	0	512 bulk in (2x)	512 int in (2x)	512 iso in (2x)
ep8	0	512 bulk in (2x)	512 bulk in (2x)	512 bulk in (2x)

Note: '0' means 'not implemented', '2x' means double buffered.

Note Although the physical size of the EP1 endpoint buffer is 64 bytes, it is reported as a 512-byte buffer for high-speed alternate setting 1. This keeps it compatible with the USB specification, which allows only 512-byte bulk endpoints.



If you use this default alternate setting, do not send or receive EP1 packets larger than 64 bytes.

Another Use for the Default USB Device

The default USB device is established at power on to set up a USB device that can download firmware into Astoria's RAM. Another useful feature of the default USB device is that Astoria code can be written to support the already configured generic USB device. Before bringing the CPU out of reset, Astoria automatically enables certain endpoints and reports them to the host using descriptors. By using the default USB device (for example, by keeping RENUM = 0), the firmware can, with very little code, perform meaningful USB transfers that use these preconfigured endpoints. This accelerates the USB learning curve.

3.1.6 Astoria Vendor Request for Firmware Load

Before ReNumeration, the host downloads data into Astoria's internal RAM. The host can access two on-chip Astoria RAM spaces: Program/Data RAM at 0x0000–0x5FFF and Data RAM at 0xE000–0xE1F. It can download or upload these only when the CPU is held in reset. The host must write to the CPUCS register to put the CPU in or out of reset. These two RAM spaces may also be bootloaded by a 'C2' EEPROM connected to the I²C bus.

The USB Specification provides for vendor-specific requests to be sent over endpoint zero. Astoria uses this feature to transfer data between the host and Astoria RAM. Astoria automatically responds to two Firmware Load requests, as shown in Table 3-5 and Table 3-6.

Byte	Field	Value	Meaning	Astoria Response	
0	bmRequest	0x40	Vendor Request, OUT		
1	bRequest	0xA0	Firmware Load		
2	wValueL	AddrL	Otentian Address]	
3	wValueH	AddrH	Starting Address	None required	
4	wIndexL	0x00			
5	wIndexH	0x00			
6	wLenghtL	LenL	Number of Duton		
7	wLengthH	LenH	Number of Bytes		

Table 3-6. Firmware Upload

Byte	Field	Value	Meaning	Astoria Response	
0	bmRequest	0xC0	Vendor Request, IN		
1	bRequest	0xA0	Firmware Load		
2	wValueL	AddrL	Starting Address (must]	
3	wValueH	AddrH	be word-aligned)		
4	wIndexL	0x00		None required	
5	wIndexH	0x00			
6	wLengthL	LenL			
7	wLengthH	LenH	Number of Bytes		

Note Astoria always handles these upload and download requests, regardless of the state of the RENUM bit. The upload start address must be word-aligned (that is, the start address must be evenly divisible by two).

The bRequest value 0xA0 is reserved for this purpose. Do not use it for another vendor request. Cypress Semiconductor also reserves bRequest values 0xA1 through 0xAF; devices should not use these bRequest values.

A host loader program must write 0x01 to the CPUCS register to put the CPU into RESET, load all or part of the Astoria RAM with firmware, then reload the CPUCS register with '0' to take the CPU out of RESET. The CPUCS register (at 0xE600) is the only Astoria register that can be written using the Firmware Download command.



3.2 EEPROM Configuration Byte

At power-on reset, the state machine in Astoria SW tries to detect an EEPROM connected to its I^2C with the value 0xC2 at address 0. The configuration byte has the following format.

Figure 3-3.	FFPROM	Configuration	Bvte
i iguie e e.		Soundarago	Dyio

	Configuration							
	b7	b6	b5	b4	b3	b2	b1	b0
	0	DISCON	0	0	0	0	0	400KHZ
Bit	Name		Description					
7			ect file conta c:\cypress\u This line set	iins the following i sb\bin\hex2bix -c (ic generation line:)x80 -i -f 0xC2 -o	bulkloop.iic bulkloo	op.hex	l. The uVision proj- toria from entering
6	DISCO	N (USB Disconne	A USB devia normally low Astoria. Astoria ReN When the su from the US USB. From t	ce provides this hi r, pulled down by umerates by select upply is floated, th 3. When the supp	igh level using a $15 \cdot k\Omega$ resistor i a 15-k Ω resistor i tively driving or flore a host no longer ly is then driven, <i>i</i>	1500-Ωresistor bet in the hub or host) pating the 3.3-V su 'sees' Astoria; it a Astoria appears to	ween D+ and 3. . The 1500-Ω re pply to its interna opears to have I have been newl	vel on the D+ wire. $3 \vee$ (the D+ line is sistor is internal to al 1500– Ω resistor. been disconnected y connected to the o the USB, without
	400//11	• (¹² 0 has a h	to 0, or 'conr ration byte to CON bit is so EEPROM co CPU is runn	nected'. You can c b 1, which allows <i>i</i> et, and sets the US nnfiguration byte c ng, firmware can	override this defau Astoria to come u SBCS.3 bit before annot be used to	It by setting the DI p 'disconnected'. T the CPU is taken	SCON bit in the he Astoria core out of reset. The	5.3), which defaults EEPROM configu- sees that this DIS- DISCON bit in the JSB bus. After the
0	400KH	Z (I ² C bus speed)	1 400 kl If 400KHZ = approximate	Hz 0, the I ² C bus ope	it is copied to I2C			² C bus operates at 100 kHz. After the



3.3 The RENUM Bit

An Astoria control bit called 'RENUM' (ReNumerated) determines whether USB device requests over endpoint zero are handled by the default USB device or by Astoria firmware. At power-on reset, the RENUM bit (USBCS.1) is zero, indicating that the default USB device automatically handles USB device requests. After firmware is downloaded to Astoria and the CPU is running, it can set RENUM = 1 so that subsequent device requests are handled by the downloaded firmware and descriptor tables. The Endpoint Zero chapter on page 21 describes how the firmware handles device requests while RENUM = 1.

3.4 Astoria's Response to Device Requests (RENUM = 0)

Table 3-7 shows how the default USB device responds to endpoint zero device requests when RENUM = 0.

Table 3-7.	How the Default USB Device Handles EP0
	Requests When RENUM = 0

bRequest	Name	Astoria Response		
0x00	Get Status-Device	Returns two zero bytes		
0x00	Get Status-Endpoint	Supplies EP Stall bit for indicated EP		
0x00	Get Status-Interface	Returns two zero bytes		
0x01	Clear Feature-Device	None		
0x01	Clear Feature-Endpoint	Clears Stall bit for indicated EP		
0x02	(reserved)	None		
0x03	Set Feature-Device	Sets TEST_MODE feature		
0x03	Set Feature-Endpoint	Sets Stall bit for indicated EP		
0x04	(reserved)	None		
0x05	Set Address	Updates FNADDR register		
0x06	Get Descriptor	Supplies internal table		
0x07	Set Descriptor	None		
0x08	Get Configuration	Returns internal value		
0x09	Set Configuration	Sets internal value		
0x0A	Get Interface	Returns internal value (0-3)		
0x0B	Set Interface	Sets internal value (0-3)		
0x0C	Sync Frame	None		
Vendor Requests				
0xA0	Firmware Load	Upload/Download on-chip RAM		
0xA1-0xAF	Reserved	Reserved by Cypress Semiconductor		
all other		None		

A USB host enumerates by issuing Set Address, Get Descriptor, and Set Configuration (to '1') requests (the Set Address and Get Descriptor requests are used only during enumeration). After enumeration, the default USB device responds to the following device requests from the host:

- Set or clear an endpoint stall (Set/Clear Feature-Endpoint)
- Read the stall status for an endpoint (Get Status-Endpoint)
- Set/Read an 8-bit configuration number (Set/Get Configuration)
- Set/Read a 2-bit interface alternate setting (Set/Get Interface)
- Download or upload Astoria on-chip RAM



3.5 How the Firmware ReNumerates

Two control bits in the USBCS (USB Control and Status) register control the ReNumeration process: DISCON and RENUM.

USBCS		USB Control and Status					E680
b7	b6	b5	b4	b3	b2	b1	b0
HSM	0	0	0	DISCON	NOSYNSOF	RENUM	SIGRSUME
R/W	R	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	1	0	0

Figure 3-4. USB Control and Status Register

To simulate a USB disconnect, the firmware sets DISCON to '1'. To reconnect, the firmware clears DISCON to '0'.

Before reconnecting, the firmware sets or clears the RENUM bit to indicate whether the firmware or the default USB device handles device requests over endpoint zero. If RENUM = 0, the Default USB Device handles device requests; if RENUM = 1, the firmware does.

3.6 Multiple ReNumerations™

Astoria firmware can ReNumerate anytime. One use for this capability might be to 'fine tune' an isochronous endpoint's bandwidth requests by trying various descriptor values and ReNumerating.

4. Interrupts



Astoria's interrupt architecture is an enhanced and expanded version of the standard 8051's. Astoria responds to the interrupts shown in Table 4-1; interrupt sources that are not present in the standard 8051 are shown in **bold** type.

Astoria Interrupt	Source	Interrupt Vector	Natural Priority
IE0	TPIC INT	0x0003	1
TF0	Timer 0 Overflow	0x000B	2
IE1	SIB INT	0x0013	3
TF1	Timer 1 Overflow	0x001B	4
RI_0 & TI_0	USART0 Rx & Tx	0x0023	5
TF2	Timer 2 Overflow	0x002B	6
Resume	WAKEUP / WU2 Pin or USB Resume	0x0033	0
Reserved	Reserved	0x003B	7
USBINT	USB INT	0x0043	8
MBINT	MAILBOX INT	0x004B	9
IE4	GPIF INT	0x0053	10

Table 4-1. Astoria Interrupts

The Natural Priority column in Table 4-1 shows the Astoria interrupt priorities. Astoria can assign each interrupt to a high or low priority group; priorities are resolved within the groups using the natural priorities.

4.1 SFRs

These SFRs are associated with interrupt control:

- IE SFR 0xA8 (Table 4-2 on page 44)
- IP SFR 0xB8 (Table 4-3 on page 44)
- EXIF SFR 0x91 (Table 4-4 on page 44)
- EICON SFR 0xD8 (Table 4-5 on page 44)
- EIE SFR 0xE8 (Table 4-6 on page 44)
- EIP SFR 0xF8 (Table 4-7 on page 44)

The IE and IP SFRs give interrupt enable and priority control for the standard interrupt unit, as with the standard 8051. These SFRs also provide control bits for the Serial Port 1 interrupt.

The EXIF, EICON, EIE and EIP registers provide flags, enable control, and priority control.



Table 4-2	IE Register -	- SFR 0xA8
	IL I togiotoi	01110/07010

Bit	Function
IE.7	EA – Global interrupt enable. Controls masking of all interrupts except USB wakeup (resume). EA = 0 disables all interrupts except USB wakeup. When EA = 1, interrupts are enabled or masked by their individual enable bits.
IE.6	ES1 – Reserved
IE.5	ET2 – Enable Timer 2 interrupt. ET2 = 0 disables Timer 2 interrupt (TF2). ET2=1 enables interrupts generated by the TF2 flag.
IE.4	ES0 – Enable Serial Port 0 interrupt. ES0 = 0 disables Serial Port 0 interrupts (TI_0 and RI_0). ES0 = 1 enables interrupts generated by the TI_0 or RI_0 flag.
IE.3	ET1 – Enable Timer 1 interrupt. ET1 = 0 disables Timer 1 interrupt (TF1). ET1 = 1 enables interrupts generated by the TF1 flag.
IE.2	EX1 – Enable SIB interrupt 1. EX1 = 0 disables SIB interrupt 1 (IE1). EX1 = 1 enables interrupts generated by the SIB.
IE.1	ET0 – Enable Timer 0 interrupt. ET0 = 0 disables Timer 0 interrupt (TF0). ET0 = 1 enables interrupts generated by the TF0 flag.
IE.0	EX0 – Enable TPIC interrupt. EX0 = 0 disables TPIC interrupt 0 (IE0). EX0 = 1 enables interrupts generated by the TPIC pin.

Table 4-3. IP Register — SFR 0xB8

Bit	Function
IP.7	Reserved. Read as '1'.
IP.6	PS1 – Reserved
IP.5	PT2 – Timer 2 interrupt priority control. PT2 = 0 sets Timer 2 interrupt (TF2) to low priority. PT2 = 1 sets Timer 2 interrupt to high priority.
IP.4	PS0 – Serial Port 0 interrupt priority control. PS0 = 0 sets Serial Port 0 interrupt (TI_0 or RI_0) to low priority. PS0 = 1 sets Serial Port 0 interrupt to high priority.
IP.3	PT1 – Timer 1 interrupt priority control. PT1 = 0 sets Timer 1 interrupt (TF1) to low priority. PT1 = 1 sets Timer 1 interrupt to high priority.
IP.2	PX1 – SIB priority control. PX1 = 0 sets SIB interrupt 1 (IE1) to low priority. PT1 = 1 sets SIB interrupt 1 to high priority.
IP.1	PT0 – Timer 0 interrupt priority control. PT0 = 0 sets Timer 0 interrupt (TF0) to low priority. PT0 = 1 sets Timer 0 interrupt to high priority.
IP.0	PX0 – TPIC interrupt 0 priority control. PX0 = 0 sets external interrupt 0 (IE0) to low priority. PX0 = 1 sets external interrupt 0 to high priority.

Table 4-4. EXIF Register — SFR 0x91

Bit	Function		
EXIF.7	IE5 – SIB Interrupt flag. IE5 = 1 indicate a SIB interrupt. IE5 must be cleared by software.		
EXIF.6	IE4 – GPIF Interrupt flag. IE4 =1 indicate a GPIF interrupt. IE4 must be cleared by software. Setting IE4 in software generates an interrupt, if enabled.		
EXIF.5	MBINT – Mail Box Interrupt flag. MBINT = 1 indicates a Mail Box Interrupt. MBINT must be cleared by software. Setting MBINT in software generates an interrupt, if enabled.		
EXIF.4	USBINT – USB Interrupt flag. USBINT = 1 indicates an USB interrupt. USBINT must be cleared by software. Setting USBINT in software generates an interrupt, if enabled.		
EXIF.3	Reserved. Read as '1'.		
EXIF.2-0	Reserved. Read as '0'.		

Table 4-5. EICON Register — SFR 0xD8

Bit	Function	
EICON.7	SMOD1 – Reserved.	
EICON.6	Reserved. Read as '1'.	
EICON.5	ERESI – Enable Resume interrupt. ERESI = 0 disables the Resume interrupt. ERESI = 1 enables interrupts generated by the resume event.	
EICON.4	RESI – Wakeup interrupt flag. RESI = 1 indicates a false-to- true transition was detected at the WAKEUP or WU2 pin, or that USB activity has resumed from the suspended state. RESI must be cleared by software before exiting the interrupt service routine, otherwise the interrupt is immediately be reas- serted. Setting RESI = 1 in software generates a wakeup interrupt, if enabled.	
EICON.3	INT6 – Reserved	
EICON.2-0	Reserved. Read as '0'.	

Table 4-6. EIE Register — SFR 0xE8

Bit	Function
EIE.7-5	Reserved. Read as '1'.
EIE.4	EX6 – Reserved
EIE.3	EX5 - Reserved
EIE.2	EX4 – Enable GPIF interrupt. EX4 = 0 disables GPIF interrupt (GPIFINT). EX4 = 1 enables interrupts generated by the GPIF Interrupt.
EIE.1	EMB – Enable Mail Box interrupt (MBINT). EMB = 0 disables the Mail Box interrupt. EMB = 1 enables Mail Box interrupts
EIE.0	EUSB – Enable USB interrupt (USBINT). EUSB = 0 disables USB interrupts. EUSB = 1 enables interrupts generated by the USB Interface.

Table 4-7. EIP Register — SFR 0xF8

Bit	Function
EIP.7-5	Reserved. Read as '1'.
EIP.4	PX6 – Reserved
EIP.3	PX5 – Reserved
EIP.2	PX4 – GPIF Interrupt priority control. PX4 = 0 sets GPIF inter- rupt to low priority. PX4=1 sets GPIF interrupt to high priority.
EIP.1	PMB – MBOXINT priority control. PMB = 0 sets mail box inter- rupt to low priority. PMB=1 sets mailbox interrupt to high priority.
EIP.0	PUSB – USBINT priority control. PUSB = 0 sets USB interrupt to low priority. PUSB=1 sets USB interrupt to high priority.



4.2 Interrupt Processing

When an enabled interrupt occurs, Astoria completes the instruction it is currently executing, then vectors to the address of the interrupt service routine (ISR) associated with that interrupt (see Table 4-8). Astoria executes the ISR to completion unless another interrupt of higher priority occurs. Each ISR ends with a RETI (return from interrupt) instruction. After executing the RETI, Astoria continues executing firmware at the instruction following the one that was executing when the interrupt occurred.

Note Astoria always completes the instruction in progress before servicing an interrupt. If the instruction in progress is RETI, or a write access to any of the IP, IE, EIP, or EIE SFRs, Astoria completes one additional instruction before servicing the interrupt.

Interrupt	Description	Interrupt Request Flag	Interrupt Enable	Assigned Priority Control	Natural Priority	Interrupt Vector
RESUME	Resume interrupt	EICON.4	EICON.5	Always Highest	0 (highest)	0x0033
IE0	TPIC interrupt	TCON.1	IE.0	IP.0	1	0x0003
TF0	Timer 0 interrupt	TCON.5	IE.1	IP.1	2	0x000B
IE1	SIB interrupt	TCON.3	IE.2	IP.2	3	0x0013
TF1	Timer 1 interrupt	TCON.7	IE.3	IP.3	4	0x001B
TI_0 or RI_0	Serial port 0 transmit or receive interrupt	SCON0.1 (TI.0) SCON0.0 (RI_0)	IE.4	IP.4	5	0x0023
TF2 or EXF2	Timer 2 interrupt	T2CON.7 (TF2) T2CON.6 (EXF2)	IE.5	IP.5	6	0x002B
TI_1 or RI_1	Reserved	SCON1.1 (TI_1) SCON1.0 (RI_1)	IE.6	IP.6	7	0x003B
USBINT	Autovectored USB interrupt	EXIF.4	EIE.0	EIP.0	8	0x0043
MBINT	Mailbox interrupt	EXIF.5	EIE.1	EIP.1	9	0x004B
IE4	Autovectored GPIF interrupt	EXIF.6	EIE.2	EIP.2	10	0x0053
IE5	Reserved	EXIF.7	EIE.3	EIP.3	11	0x005B
IE6	Reserved	EICON.3	EIE.4	EIP.4	12	0x0063

Table 4-8. Interrupt Flags, Enables, Priority Control, and Vectors
--

4.2.1 Interrupt Masking

The EA bit in the IE SFR (IE.7) is a global enable for all interrupts except the RESUME (USB wakeup) interrupt, which is always enabled. When EA = 1, each interrupt is enabled or masked by its individual enable bit. When EA = 0, all interrupts are masked except the USB wakeup interrupt.

Table 4-8 provides a summary of interrupt sources, flags,enables, and priorities.

4.2.1.1 Interrupt Priorities

There are two stages of interrupt priority: assigned interrupt level and natural priority. Assigned priority is set by Astoria firmware; natural priority is as shown in Table 4-8, and is fixed.

Note The assigned interrupt level (highest, high, or low) takes precedence over natural priority.

The RESUME (USB wakeup) interrupt always has highest assigned priority, and is the only interrupt that ca. All other interrupts can be assigned either high or low priority. In addition to an assigned priority level (high or low), each interrupt also has a natural priority, as listed in Table 4-8. Simultaneous interrupts with the same assigned priority level (for example, both high) are resolved according to their natural priority. For example, if INT0 and INT1 are both assigned high priority and both occur simultaneously, INT0 takes precedence due to its higher natural priority.

After an interrupt is being serviced, only an interrupt of a higher assigned priority level can interrupt the service routine. That is, an ISR for a low-assigned-level interrupt can only be interrupted by a high-assigned-level interrupt. An ISR for a high-assigned-level interrupt can only be interrupted by the RESUME interrupt.

4.2.2 Interrupt Sampling

The internal timers and serial ports generate interrupts by setting the interrupt flag bits shown in Table 4-8. These interrupts are sampled once per instruction cycle (that is, once every four CLKOUT cycles).

The remaining interrupts (GPIF, USB, TPIC, SIB and Mail Box interrupts) are edge-sensitive only.



4.2.3 Interrupt Latency

Interrupt response time depends on Astoria's current state. The fastest response time is five instruction cycles: one to detect the interrupt, and four to perform the $_{\rm LCALL}$ to the ISR.

The maximum latency is 13 instruction cycles. This 13-cycle latency occurs when Astoria is currently executing a RETI instruction followed by a MUL or DIV instruction. The 13 instruction cycles in this case are: one to detect the interrupt, three to complete the RETI, five to execute the DIV or MUL, and four to execute the LCALL to the ISR.

This 13-instruction-cycle latency excludes autovector latency for the USB and GPIF interrupts (see sections 4.4 USB-Interrupt Autovectors on page 50 and 4.6 GPIF Interrupt Autovectors on page 52), and any instructions required to perform housekeeping, as shown in Figure 4-2 on page 48. Autovectoring adds a fixed four-instruction cycle, so the maximum latency for an autovectored USB or GPIF interrupt is 13 + 4 = 17 instruction cycles.

4.3 USB-Specific Interrupts

Astoria provides 28 USB-specific interrupts. One, RESUME, has its own dedicated interrupt; the other 27 share the 'USB' interrupt.

4.3.1 Resume Interrupt

After Astoria has entered its idle state, it responds to an external signal on its WAKEUP/WU2 pins or resumption of USB bus activity by restarting its oscillator and resuming firmware execution.

The Power Management chapter on page 59 describes suspend/resume signaling in detail, and presents an example that uses the Wakeup interrupt.

4.3.2 USB Interrupts

Table 4-9 shows the 27 USB requests that share the USB Interrupt. Figure 4-1 on page 47 shows the USB Interrupt logic; the bottom IRQ, EP8ISOERR, is expanded in the diagram to show the logic that is associated with each USB interrupt request.

Table 4-9. Individual USB Interrupt Sources

Priority	INT2VEC Value	Source	Notes
1	00	SUDAV	SETUP data available
2	04	SOF	Start of Frame (or microframe)
3	08	SUTOK	Setup token received
4	0C	SUSPEND	USB Suspend request
5	10	USB RESET	Bus reset
6	14	HISPEED	Entered high-speed operation
7	18	EP0ACK	Astoria ACKed the CONTROL Hand- shake

Table 4-9.	Individual USB	Interrupt Sources	(continued)
------------	----------------	-------------------	-------------

Priority	INT2VEC Value	Source	Notes
8	1C	reserved	
9	20	EP0-IN	EP0-IN ready to be loaded with data
10	24	EP0-OUT	EP0-OUT has USB data
11	28	EP1-IN	EP1-IN ready to be loaded with data
12	2C	EP1-OUT	EP1-OUT has USB data
13	30	EP2	IN: buffer available. OUT: buffer has data
14	34	EP4	IN: buffer available. OUT: buffer has data
15	38	EP6	IN: buffer available. OUT: buffer has data
16	3C	EP8	IN: buffer available. OUT: buffer has data
17	40	IBN	IN-Bulk-NAK (any IN endpoint)
18	44	reserved	
19	48	EP0PING	EP0 OUT was pinged and it NAKed
20	4C	EP1PING	EP1 OUT was pinged and it NAKed
21	50	EP2PING	EP2 OUT was pinged and it NAKed
22	54	EP4PING	EP4 OUT was pinged and it NAKed
23	58	EP6PING	EP6 OUT was pinged and it NAKed
24	5C	EP8PING	EP8 OUT was pinged and it NAKed
25	60	ERRLIMIT	Bus errors exceeded the programmed limit
26	64	reserved	
27	68	reserved	
28	6C	reserved	
29	70	EP2ISOERR	ISO EP2 OUT PID sequence error
30	74	EP4ISOERR	ISO EP4 OUT PID sequence error
31	78	EP6ISOERR	ISO EP6 OUT PID sequence error
32	7C	EP8ISOERR	ISO EP8 OUT PID sequence error






Figure 4-1. USB Interrupts

Referring to the logic inside the dotted lines of Figure 4-1, each USB interrupt source has an interrupt request latch. Astoria sets IRQ bits automatically; firmware clears an IRQ bit by writing a '1' to it. The output of each latch is ANDed with an Interrupt Enable Bit then ORed with the other USB Interrupt request sources.

Astoria prioritizes the USB interrupts and constructs an Autovector, which appears in the INT2VEC register. The interrupt vector values IV[4:0] are shown to the left of the interrupt sources (shaded boxes in Figure 4-1); zero is the highest priority, 31 is the lowest. If two USB interrupts occur simultaneously, the prioritization affects which one is indicated first in the INT2VEC register.

If Autovectoring is enabled, the INT2VEC byte replaces the contents of address 0x0045 in Astoria's program memory. This causes Astoria to automatically vector to a different address for each USB interrupt source. This mechanism is

explained in detail in section 4.4 USB-Interrupt Autovectors on page 50.

Because of the OR gate in Figure 4-1, assertion of any of the individual USB interrupt sources sets Astoria's 'main' USB Interrupt request bit (EXIF.4). This main USB interrupt is enabled by setting EIE.0 to '1'.

To clear the main USB interrupt request, firmware clears the EXIF.4 bit to '0'.

After servicing a USB interrupt, Astoria firmware clears the individual USB source's IRQ bit by setting it to '1'. If any other USB interrupts are pending, the act of clearing the IRQ bit causes Astoria to generate another pulse for the highest-priority pending interrupt. If more than one is pending, each is serviced in the priority order shown in Figure 4-1, starting with SUDAV (priority 00) as the highest priority, and ending with EP8ISOERR (priority 31) as the lowest.



Note The main USB interrupt request is cleared by clearing the EXIF.4 bit to '0'; each individual USB interrupt is cleared by setting its IRQ bit to '1'.

Note It is important in any USB Interrupt Service Routine (ISR) to clear the main USB interrupt before clearing the individual USB interrupt request latch. This is because as

soon as the individual USB interrupt is cleared, any pending USB interrupt immediately tries to generate another main USB interrupt. If the main USB IRQ bit has not been previously cleared, the pending interrupt is lost.

Figure 4-2 illustrates a typical USB ISR.

Figure 4-2. The Order of Clearing Interrupt Requests is Important


USB_ISR:	push	dps	
	push	dpl	
	push	dph	
	push	dpl1	
	push	dph1	
	push	acc	
;			
	mov	a,EXIF	; FIRST clear the USB (INT2) interrupt request
	clr	acc.4	
	mov	EXIF,a	; Note: EXIF reg is not bit-addressable
;			
	mov	dptr,#USBERRIRQ	; now clear the USB interrupt request
	mov	a,#10000000b	; use EP8ISOERR as example
	movx	@dptr,a	
;			
; (service	the int	errupt here)	
;			
	pop	acc	
	pop	dph1	
	pop	dpl1	
	pop	dph	
	pop	dpl	
	pop	dps	
;			
	reti		

The registers associated with the individual USB interrupt sources are described in section 8.5 CPU Control of Astoria Endpoints on page 77. Each interrupt source has an enable (IE) and a request (IRQ) bit. Firmware sets the IE bit to '1' to enable the interrupt. Astoria sets an IRQ bit to '1' to request an interrupt, and the firmware clears an IRQ bit by writing a '1' to it.



4.3.2.1 SUTOK, SUDAV Interrupts

Figure 4-3. SUTOK and SUDAV Interrupts



SUTOK and SUDAV are supplied to Astoria by CONTROL endpoint zero. The first part of a USB CONTROL transfer is the SETUP stage shown in Figure 4-3 (a full CONTROL transfer is shown in Figure 2-1 on page 22). When Astoria decodes a SETUP packet, it asserts the SUTOK (Setup token) interrupt request. After Astoria has received the eight bytes error-free and copied them into the eight internal registers at SETUPDAT, it asserts the SUDAV interrupt request.

Firmware responds to the SUDAV interrupt by reading the eight SETUP data bytes to decode the USB request. See the Endpoint Zero chapter on page 21.

The SUTOK interrupt is provided to give advance warning that the eight register bytes at SETUPDAT are about to be overwritten. It is useful for debug and diagnostic purposes.

4.3.2.2 SOF Interrupt

Figure 4-4. A Start Of Frame (SOF) Packet



A USB Start-of-Frame Interrupt Request is asserted when the host sends a Start of Frame (SOF) packet. SOFs occur once per millisecond in full-speed (12 Mbps) mode, and once every 125 μ s in high-speed (480Mbps) mode.

When Astoria receives an SOF packet, it copies the elevenbit frame number (FRNO in Figure 4-4) into the USBFRAMEH:L registers and asserts the SOF interrupt request. Isochronous endpoint data may be serviced using the SOF interrupt.

4.3.2.3 Suspend Interrupt

If Astoria detects a 'suspend' condition from the host, it asserts the SUSP (Suspend) interrupt request. A full description of Suspend-Resume signaling appears in the Power Management chapter on page 59.

4.3.2.4 USB RESET Interrupt

The USB host signals a bus reset by driving both D+ and Dlow for at least 10 ms. When Astoria detects the onset of USB bus reset, it asserts the URES interrupt request.

4.3.2.5 HISPEED Interrupt

This interrupt is asserted when the host grants high-speed (480 Mbps) access to Astoria.

4.3.2.6 EP0ACK Interrupt

This interrupt is asserted when Astoria has acknowledged the STATUS stage of a CONTROL transfer on endpoint 0.

4.3.2.7 Endpoint Interrupts

These interrupts are asserted when an endpoint requires service.

For an OUT endpoint, the interrupt request means that OUT data has been sent from the host, validated by Astoria, and is in the endpoint buffer memory.

For an IN endpoint, the interrupt request means that the data previously loaded by Astoria into the IN endpoint buffer has been read and validated by the host, making the IN endpoint buffer ready to accept new data.

Table 4-10.	Endpoint interrupts

Interrupt Name	Description
EP0-IN	EP0-IN ready to be loaded with data (BUSY bit 1-to-0)
EP0-OUT	EP0-OUT has received USB data (BUSY bit 1-to-0)
EP1-IN	EP1-IN ready to be loaded with data (BUSY bit 1-to-0)
EP1-OUT	EP1-OUT has received USB data (BUSY bit 1-to-0)
EP2	IN: Buffer available (Empty Flag 1-to-0) OUT: Buffer has received USB data (Empty Flag 0-to-1)
EP4	IN: Buffer available (Empty Flag 1-to-0) OUT: Buffer has received USB data (Empty Flag 0-to-1)
EP6	IN: Buffer available (Empty Flag 1-to-0) OUT: Buffer has received USB data (Empty Flag 0-to-1)
EP8	IN: Buffer available (Empty Flag 1-to-0) OUT: Buffer has received USB data (Empty Flag 0-to-1)

4.3.2.8 In-Bulk-NAK (IBN) Interrupt

When the host sends an IN token to any IN endpoint that does not have data to send, Astoria automatically NAKs the IN token and asserts this interrupt.

4.3.2.9 EPxPING Interrupt

These interrupts are active only during high-speed (480 Mbps) operation.

High-speed USB implements a PING-NAK mechanism for OUT transfers. When the host wishes to send OUT data to an endpoint, it first sends a PING token to see if the end-



point is ready (for example, if it has an empty buffer). If a buffer is not available, Astoria returns a NAK handshake. PING-NAK transactions continue to occur until an OUT buffer is available, at which time Astoria answers a PING with an ACK handshake and the host sends the OUT data to the endpoint.

The EPxPING interrupt is asserted when the host PINGs an endpoint and Astoria responds with a NAK because no endpoint buffer memory is available.

4.3.2.10 ERRLIMIT Interrupt

This interrupt is asserted when the USB error-limit counter has exceeded the preset error limit threshold. See section 8.5.3.3 USBERRIE, USBERRIRQ, ERRCNTLIM, CLRERRCNT on page 82 for full details.

4.3.2.11 EPxISOERR Interrupt

These interrupts are asserted when an ISO data PID is missing or arrives out of sequence, or when an ISO packet is dropped because no buffer space is available (to receive an OUT packet).

4.4 USB-Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that normally would be required to identify the individual USB interrupt source, Astoria provides a second level of interrupt vectoring, called 'Aut-ovectoring.' When a USB interrupt is asserted, Astoria pushes the program counter onto its stack then jumps to address 0x0043, where it expects to find a 'jump' instruction to the USB Interrupt service routine.

The Astoria jump instruction is encoded as follows:

Table 4-11. Astoria Jump Instruction

Address	Op-Code	Hex Value
0x0043	LJMP	0x02
0x0044	AddrH	0xHH
0x0045	AddrL	0xLL

If Autovectoring is enabled (AV2EN = 1 in the INTSETUP register), Astoria substitutes its INT2VEC byte (see Table 4-9 on page 46) for the byte at address 0x0045. Therefore, if the high byte ('page') of a jump-table address is preloaded at location 0x0044, the automatically inserted INT2VEC byte at 0x0045 directs the jump to the correct address out of the 27 addresses within the page.

As shown in Table 4-12, the jump table contains a series of jump instructions, one for each individual USB interrupt source's ISR.

Table 4-12. A Ty	ypical USB-Interrupt Jump T	able
------------------	-----------------------------	------

Table Offset	Instruction
0x00	LJMP SUDAV_ISR
0x04	LJMP SOF_ISR
0x08	LJMP SUTOK_ISR
0x0C	LJMP SUSPEND_ISR
0x10	LJMP USBRESET_ISR
0x14	LJMP HISPEED_ISR
0x18	LJMP EP0ACK_ISR
0x1C	LJMP SPARE_ISR
0x20	LJMP EP0IN_ISR
0x24	LJMP EP0OUT_ISR
0x28	LJMP EP1IN_ISR
0x2C	LJMP EP1OUT_ISR
0x30	LJMP EP2_ISR
0x34	LJMP EP4_ISR
0x38	LJMP EP6_ISR
0x3C	LJMP EP8_ISR
0x40	LJMP IBN_ISR
0x44	LJMP SPARE_ISR
0x48	LJMP EP0PING_ISR
0x4C	LJMP EP1PING_ISR
0x50	LJMP EP2PING_ISR
0x54	LJMP EP4PING_ISR
0x58	LJMP EP6PING_ISR
0x5C	LJMP EP8PING_ISR
0x60	LJMP ERRLIMIT_ISR
0x64	LJMP SPARE_ISR
0x68	LJMP SPARE_ISR
0x6C	LJMP SPARE_ISR
0x70	LJMP EP2ISOERR_ISR
0x74	LJMP EP2ISOERR_ISR
0x78	LJMP EP2ISOERR_ISR
0x7C	LJMP EP2ISOERR_ISR




Figure 4-5. The USB Autovector Mechanism in Action

4.4.1 USB Autovector Coding

To employ autovectoring for the USB interrupt:

- 1. Insert a jump instruction at 0x0043 to a table of jump instructions to the various USB interrupt service routines. Make sure the jump table starts on a 0x0100-byte page boundary.
- Code the jump table with jump instructions to each individual USB interrupt service routine. This table has two important requirements, arising from the format of the INT2VEC Byte (zero-based, with the two LSBs set to '0'):
 - a. It must begin on a page boundary (address 0xnn00).
 - b. The jump instructions must be four bytes apart.
- 3. Place the interrupt service routines anywhere in memory.
- 4. Write initialization code to enable the USB interrupt (INT2) and Autovectoring.

Figure 4-5 illustrates an ISR that services endpoint 2. When endpoint 2 requires service, Astoria asserts the USB interrupt request, vectoring to location 0x0043.

The jump instruction at this location, which was originally coded as 'LJMP 0400', becomes 'LJMP 042C' because Astoria automatically inserts 2C, the INT2VEC value for EP2 (Table 4-12 on page 50).

Astoria jumps to 0x042C, where it executes the jump instruction to the EP2 ISR, arbitrarily located for this example at address 0x0119.

Once Astoria vectors to 0x0043, initiation of the endpointspecific ISR takes only eight instruction cycles.

4.5 **GPIF Interrupt**

Just as the USB interrupt is shared among 27 individual USB-interrupt sources, the GPIF interrupt is shared among 14 individual GPIF sources.

The GPIF Interrupt, like the USB Interrupt, can employ autovectoring. Table 4-13 shows the priority and INT4VEC values for the 14 GPIF interrupt sources.

Priority	INT4VEC Value	Source	Notes
1	80	EP2PF	Endpoint 2 Programmable flag
2	84	EP4PF	Endpoint 4 Programmable flag
3	88	EP6PF	Endpoint 6 Programmable flag
4	8C	EP8PF	Endpoint 8 Programmable flag
5	90	EP2EF	Endpoint 2 Empty flag
6	94	EP4EF	Endpoint 4 Empty flag
7	98	EP6EF	Endpoint 6 Empty flag
8	9C	EP8EF	Endpoint 8 Empty flag
9	A0	EP2FF	Endpoint 2 Full flag
10	A4	EP4FF	Endpoint 4 Full flag
11	A8	EP6FF	Endpoint 6 Full flag
12	AC	EP8FF	Endpoint 8 Full flag
13	В0	GPIFDONE	GPIF operation complete (See the General Programmable Inter- face chapter on page 103)
14	B4	GPIFWF	GPIF waveform (See the General Programmable Inter- face chapter on page 103)

Table 4-13. Individual GPIF Interrupt Sources

When GPIF interrupt sources are asserted, Astoria prioritizes them and constructs an Autovector, which appears in the INT4VEC register; '0' is the highest priority, '14' is the lowest. If two GPIF interrupts occur simultaneously, the prioritization affects which one is first indicated in the INT4VEC



register. If Autovectoring is enabled, the INT4VEC byte replaces the contents of address 0x0055 in Astoria's program memory. This causes Astoria to automatically vector to a different address for each GPIF interrupt source. This mechanism is explained in detail in section 4.6 GPIF Interrupt Autovectors.

Note It is important in any GPIF Interrupt Service Routine (ISR) to clear the main INT4 Interrupt before clearing the individual GPIF interrupt request latch. This is because as soon as the individual GPIF interrupt is cleared, any pending individual GPIF interrupt immediately tries to generate another main INT4 Interrupt. If the main INT4 IRQ bit has not been previously cleared, the pending interrupt is lost.

The registers associated with the individual FIFO/GPIF interrupt sources are described in section 8.5 CPU Control of Astoria Endpoints on page 77. Each interrupt source has an enable (IE) and a request (IRQ) bit. Firmware sets the IE bit to '1' to enable the interrupt. Astoria sets an IRQ bit to '1' to request an interrupt, and the firmware clears an IRQ bit by setting it to '1'.

Note The main GPIF interrupt request is cleared by clearing the EXIF.6 bit to '0'; each individual GPIF interrupt is cleared by setting its IRQ bit to '1'.

4.6 **GPIF Interrupt Autovectors**

The main GPIF interrupt is shared by 14 interrupt sources. To save the code and processing time that is normally required to sort out the individual GPIF interrupt source, Astoria provides a second level of interrupt vectoring, called Autovectoring. When a GPIF interrupt is asserted, Astoria pushes the program counter onto its stack then jumps to address 0x0053, where it expects to find a 'jump' instruction to the GPIF interrupt service routine.

The Astoria jump instruction is encoded as follows:

Table 4-14. Astoria JUMP Instruction

Address	Op-Code	Hex Value
0x0053	LJMP	0x02
0x0054	AddrH	0xHH
0x0055	AddrL	0xLL

If Autovectoring is enabled (AV4EN = 1 in the INTSETUP register), Astoria substitutes its INT4VEC byte (see Table 4-13 on page 51) for the byte at address 0x0055. Therefore, if the high byte ('page') of a jump-table address is preloaded at location 0x0054, the automatically inserted INT4VEC byte at 0x0055 directs the jump to the correct address out of the 14 addresses within the page.

As shown in Table 4-15, the jump table contains a series of jump instructions, one for each individual GPIF interrupt source's ISR.

Table 4-15. A T	ypical GPIF-Interrupt	Jump Table
-----------------	-----------------------	------------

Table Offset	Instruction
0x80	LJMP EP2PF_ISR
0x84	LJMP EP4PF_ISR
0x88	LJMP EP6PF_ISR
0x8C	LJMP EP8PF_ISR
0x90	LJMP EP2EF_ISR
0x94	LJMP EP4EF_ISR
0x98	LJMP EP6EF_ISR
0x9C	LJMP EP8EF_ISR
0xA0	LJMP EP2FF_ISR
0xA4	LJMP EP4FF_ISR
0xA8	LJMP EP6FF_ISR
0xAC	LJMP EP8FF_ISR
0xB0	LJMP GPIFDONE_ISR
0xB4	LJMP GPIFWF_ISR

4.6.1 GPIF Autovector Coding

To use autovectoring for the GPIF interrupt:

- Insert a jump instruction at 0x0053 to a table of jump instructions to the various GPIF interrupt service routines. Make sure the jump table starts at a 0x0100-byte page boundary plus 0x80.
- Code the jump table with jump instructions to each individual GPIF interrupt service routine. This table has two important requirements, arising from the format of the INT4VEC byte (0x80-based, with the 2 LSBs set to 0):
 - a. It must begin on a page boundary + 0x80 (address 0xnn80).
 - b. The jump instructions must be four bytes apart.
- 3. Place the interrupt service routines anywhere in memory.
- 4. Write initialization code to enable the GPIF interrupt (INT4) and Autovectoring.

Figure 4-6 illustrates an ISR that services EP4's Full flag. When EP4 goes full, Astoria asserts the GPIF interrupt request, vectoring to location 0x0053.

The jump instruction at this location, which was originally coded as 'LJMP 0480', becomes 'LJMP 04A4' because Astoria automatically inserts A4, the INT4VEC value for EP4FF (Table 4-12 on page 50).

Astoria jumps to 0x04A4, where it executes the jump instruction to the EP4FF ISR, arbitrarily located for this example at address 0x0321.

Once Astoria vectors to 0x0053, initiation of the endpointspecific ISR takes only eight instruction cycles.






Figure 4-6. The FIFO/GPIF Autovector Mechanism in Action

Interrupts





Memory organization in Astoria is similar, but not identical, to that of the standard 8051. Astoria has internal data and program memory. Its program memory is limited to 24 KB.

5.1 Internal Data RAM

As shown in Figure 5-1, Astoria's internal data RAM is divided into three distinct regions: the 'Lower 128', the 'Upper 128', and 'SFR Space'. The Lower 128 and Upper 128 are general-purpose RAM; the SFR Space contains Astoria control and status registers.




Figure 5-1. Internal Data RAM Organization



5.1.1 The Lower 128

The Lower 128 occupies internal data RAM locations 0x00–0x7F. All of the Lower 128 can be accessed as general-purpose RAM, using either direct or indirect addressing (for more information about Astoria addressing modes, see the Instruction Set chapter on page 161).

Two segments of the Lower 128 can be accessed in other ways.

- Locations 0x00–0x1F contain four banks of eight registers each, numbered R0 through R7. The current bank is selected using the 'register-select' bits (RS1:RS0) in the PSW special-function register; code that references registers R0–R7 accesses them only in the currently selected bank.
- Locations 0x20–0x2F are bit addressable. Each of the 128 bits in this segment can be individually addressed, either by its bit address (0x00 to 0x7F) or by reference to the byte which contains it (0x20.0 to 0x2F.7).

5.1.2 The Upper 128

The Upper 128 occupies internal data RAM locations 0x80–0xFF; all 128 bytes can be accessed as general-purpose RAM, but only by using indirect addressing (for more information about Astoria addressing modes, see the Instruction Set chapter on page 161).

Since Astoria's stack is internally accessed using indirect addressing, it is a good idea to put the stack in the Upper 128; this frees the Lower 128, which is easier to access, for general-purpose use.

5.1.3 Special Function Register Space

The Special Function Register (SFR) space, like the Upper 128, is accessed at internal data RAM locations 0x80–0xFF. Astoria keeps SFR space separate from the Upper 128 by using different addressing modes to access the two regions: SFRs can only be accessed using 'direct' addressing, and the Upper 128 can only be accessed using 'indirect' addressing.

The sixteen SFRs at locations 0x80, 0x88, ..., 0xF0, 0xF8 are bit-addressable. Each of the 128 bits in these registers can be addressed individually, either by its bit address (0x80 to 0xFF) or by reference to the byte that contains it (for example, 0x80.0, 0xC8.7, and so on).



5.2 Astoria Memory Map

FFFF	4 KB (Endpoint Buffers 2,4,6,8 for U to S and P to S Transactions)
F000	
EFFF	2 KB
<u>E800</u>	(Reserved)
E7FF <u>E700</u>	256 B (EP0 and EP1 (192 B), Reserved (64 B))
E6FF	0.5 KB Control and
<u>E500</u>	Status Registers
E4FF	128 B
E480	MECC
E47F	128 B
E400	GPIF Waveforms
E3FF	0.5 KB
E200	(Reserved)
E1FF	0.5 KB
E000	(Scratch RAM)
DFFF D000	4 KB (Endpoint Buffers 3,5,7,9 for P to U Transactions)
CFFF	Unused
6000	(Reserved)
5FFF	24 KB (Code and Data RAM)
0000	

Figure 5-2 shows the memory map for memory at 0x0000 to 0xFFFF.

512 bytes of Scratch RAM are available at 0xE000 to 0xE1FF. This is data RAM only; code cannot be executed from it. The 128 bytes at 0xE400–0xE47F hold the four waveform descriptors for the GPIF. The area from 0xE500 to 0xE6FF contains Astoria control and status registers.

Memory blocks 0xE200 to 0xE3FF, 0xE700 to 0xE73F, and 0xE800 to 0xEFFF are reserved; do not use them for data storage.

The remaining RAM contains the endpoint buffers. These buffers are accessible either as addressable data RAM (using the 'MOVX' instruction) or as FIFOs (using the Autopointer, described in section 8.7 Autopointers on page 83).

Memory



6. Power Management



6.1 **Power Domains**

Astoria has three main groups of power supply domains:

xVDDQ. This refers to a group of four independent supply domains for the digital I/Os. The nominal voltage level on these supplies can be 1.8 V, 2.5 V, or 3.3 V. Specifically, the four I/O power domains are:

- PVDDQ P-port Processor interface I/O
- SNVDDQ S-port GPIF interface I/O
- SSVDDQ S-port SD interface I/O
- GVDDQ DRQ#, DACK#, INT#, and Other miscellaneous I/O
- XVDDQ Crystal power supply

(UVDDQ for USB I/O is also an I/O power domain and is listed separately)

VDD. This is the supply voltage for the logic core. The nominal supply voltage level is 1.8 V. This supplies the core logic circuits. The same supply must also be used for AVDDQ

VDD33. This is an independent 3.3 V power supply for the internal Power Control logic that is required to maintain tristate on the I/O ring when any one of the power supplies is off. Figure 6-1 on page 59 shows the connection of the VDD33 to the internal Power Up Control logic. VDD33 is tied to UVDDQ in the WLCSP package.

UVDDQ. This is the 3.3 V nominal supply for the USB I/O, USB Switch, and some analog circuits. This supply powers the USB transceiver and the USB switch.





Figure 6-1. Block Diagram of the VDD33 for the Power Up Control Logic



Figure 6-2. Astoria Power Supply Domains



All I/O supplies of Astoria must be ON when a system is active even if Astoria is not being used.

In the VFBGA package, if the USB switch is not connected to any external devices, the UVDDQ can be powered down with VDD in the core power down mode. On the other hand, if USB switch is connected to external device, the UVDDQ must be ON during the core power down mode.

In WLCSP package, the UVDDQ must be ON during the core power down mode.

The core VDD can be deactivated at any time to preserve power. All I/Os tristate when the core is disabled. Table 6-1 and Table 6-2 on page 61 show the power supply requirement for each power domain in VFBGA and WLCSP packages for each operation mode.

Mode	UVALID Bit	VDD	UVDDQ	VDD33	AVDDQ	XVDDQ	GVDDQ	SSVDDQ	SNVDDQ	PVDDQ	Remark
Normal opera-	Controlled by UVALID Register	ON	ON	ON	ON	ON	ON	ON	ON	ON	
tlon	Controlled by UVALID Register	ON	OFF (illegal)	ON	On	On	On	On	On	On	Illegal Configura- tIon
Suspend mode	Maintain the last state	ON	ON	ON	ON	ON	ON	ON	ON	ON	
	Maintain the last state	ON	OFF (illegal)	ON	ON	ON	ON	ON	ON	ON	Illegal Configura- tIon
	Low	ON	ON	ON	ON	ON	ON	ON	ON	ON	
Standby	Low	ON	OFF (illegal)	ON	ON	ON	ON	ON	ON	ON	Illegal Configura- tIon
	Low	OFF	ON	ON	OFF	ON	ON	ON	ON	ON	If the Switch is used, it must use this configuration in Core Power Down mode
Core Power Down	Low	OFF	OFF	ON	OFF	ON	ON	ON	ON	ON	SWD+/SWD- and D+/D- cannot be driven when UVDDQ is off. This is illegal con- figuration if the Switch is used.
Device Power Down	Unknown	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	SWD+/SWD– and D+/D– can't be driven when UVDDQ is off
Illegal Configu- rations *	Unknown	х	х	OFF	х	x	х	х	х	х	

Table 6-1. Power Supply Requirement in VFBGA for each Operation Mode

Notes

ON: Power Supply is ON

OFF: Power supply is OFF

*All Astoria power supplies must be on when VDD33 is off.



Mode	UVALID Pin	VDD	UVDDQ	VDD33	AVDDQ	XVDDQ	GVDDQ	SSVDDQ	SNVDDQ	PVDDQ	Remark
	Controlled by UVALID Register	ON	ON	ON	ON	ON	ON	ON	ON	ON	
Normal operation	Controlled by UVALID Register	ON	OFF (illegal)	ON	On	On	On	On	On	On	Illegal Configura- tIon
Suspend mode	Maintain the last state	ON	ON	ON	ON	ON	ON	ON	ON	ON	
	Maintain the last state	ON	OFF (illegal)	ON	ON	ON	ON	ON	ON	ON	Illegal Configura- tIon
	Low	ON	ON	ON	ON	ON	ON	ON	ON	ON	
Standby	Low	ON	OFF (illegal)	ON	ON	ON	ON	ON	ON	ON	Illegal Configura- tIon
	Low	OFF	ON	OFF	ON	ON	ON	ON	ON	ON	
Core Power Down	Low	ON	OFF (illegal)	ON	ON	ON	ON	ON	ON	ON	Illegal Configura- tIon
Device Power Down	Unknown	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	SWD+/SWD- and D+/D- Can't be driven when UVDDQ is off
Illegal Configura- tlons *	Unknown	х	x	х	х	x	х	х	х	х	

Table 6-2. Power Supply Requirement in WLCSP for each Operation Mode

Notes

ON: Power supply is on

OFF: Power supply is off

*All Astoria power supplies must be on when VDD33 is off.

6.2 **Power Supply Sequence**

The power supplies can be independently sequenced without damaging the part. Astoria must not be operated any Illegal Power Configuration as shown in Table 6-1 on page 60 and Table 6-2 on page 61. All power supplies must be up and stable before the device can operate. In the absence of all supplies being stable, the remaining domains are in low-power (standby) state.

6.3 **Power Modes**

6.3.1 Normal Mode

Normal Mode is the mode in which Astoria is fully functional. This is the mode in which data transfer functions described in this document are performed.

6.3.2 Standby Mode

Standby Mode is the mode in which Astoria is in a low-power state. This is the lowest power mode of Astoria while still maintaining external supply levels. This mode is entered through the deassertion of the WAKEUP input pin or the setting of the STNDBY bit in the Power Management Control and Status Register. If this mode is entered by deassertion of the WAKEUP input pin, it must be exited by asserting the WAKEUP pin. If this mode is entered by setting the STNDBY bit, it must be exited by one of the following:

- Assertion of CE# in P-Port register
- Change the state of GPIO[0]/SD_CD, GPIO[1]/SD2_CD, SD_D3, or SD2_D3



The following table shows the detail of entering and exiting the STANDBY mode. When exiting Standby mode, the 8051 is in reset and it is required to be released from reset by the Processor writing to the Soft Reset Control Register.

Table 6-3. Entering and Exiting the STANDBY mode

How to Enter the STANDBY mode	How to Exit the STANDBY mode	Description		
	Accessing the CE# in P-port	Processor needs to release the 8051 from reset by writing "00" to bit[1:0] of Soft Reset Control Register. It does not trigger 8051's interrupt.		
	Change the state of GPI/O[0]/SD_CD	It triggers 8051's interrupt		
Setting STNDBY bit in Power Manage- ment Control and Status Register	Change the state of GPI/O[1]/ SD2_CD	It triggers 8051's interrupt		
	Change the state of SD_D3	It triggers 8051's interrupt		
	Change the state of SD2_D3	It triggers 8051's interrupt		
	Assertion of Reset			
Deasserting WAKEUP pin (to low)	Asserting WAKEUP pin (to high)	Processor needs to release the 8051 from reset by writing "00" to bit[1:0] of Soft Reset Control Register		

In this mode, these characteristics apply:

- All Configuration register settings and program RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed in values. Therefore, the external processor must take care that the necessary data is read before putting Astoria into Standby Mode.
- The program counter is reset on waking up from Standby mode.
- All outputs are tristated, and I/O is placed in input-only configuration.
- Core power supply needs to be retained.
- Hard Reset can be performed by asserting the RESET# input, and Astoria performs initialization.
- PLL is disabled.

Soft Reset is ignored. [

Table 6-4. Reset Control Register

Register: RST	_CTRL_REG_L		P-Port Addr: x'81 MCU Addr: E27E						
Bit	b7	b6	b5	b4	b2	b1	b0		
Field Name	WBOOT				RSTCMPT	RSTCTRL			
P-Port Access							R/W		
MCU Access							R/W		
Reset						0	C	1	

Empty gray cells indicate reserved bits. Do not read from or write to these bits.

This register is used to initiate different types of Astoria reset.

Bit 7: WBOOT. This bit is writable by both Processor and MCU. It is used to indicate BOOT done to the bootloader. The bit is reset in deep sleep and is not affected by legacy sleep mode.

Bit 2: RSTCMPT. Reset Complete

0: Astoria is in reset and initialization state. In this state, U-Port and S-Port are not ready for access.

1: Astoria completes the reset and initialization. It is ready for accessing the U-Port and S-Port from P-Port

Bits 1:0: RSTCTRL. Reset Control

00: No Soft Reset is applied.

01: MCU Reset - reset 8051 MCU only.

10: Reserved

11: Whole Reset - This reset is same as hardware reset. It requires reloading the firmware and reconfigures all configuration registers.



```
RST_CTRL_REG = 0x00; /*Clear the reset register. This releases the Astoria
microcontroller from reset and begins running the
code at address zero.*/
RST_CTRL_REG = 0x01; /* Soft reset */
RST_CTRL_REG = 0x03; /* Hard reset */
[
```

Table 6-5. Power Management Control and Status Register

Register: CY_/	AN_MEM_PWR	R_MAGT_STAT	Power Ma	anagement Cor	trol and Status	Register		x'95
Bit	b15	b14	b13	b12	b11	b10	b9	b
Field Name								
Access								
Reset								
Register: CY_/	AN_MEM_PWR	MAGT_STAT	Power Ma	anagement Cor	trol and Status	Register		
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Field Name							STNDBY	WAKEUP
Access							R/W	R
Reset							0	0

Empty gray cells indicate reserved bits. Do not read from or write to these bits.

This register indicates the power status of the Astoria SW (for example, if the Astoria SW woke up from standby mode) and allows Standby to be initiated by register write.

Bit 1: STANDBY. This field initiates Standby mode in the Astoria SW when written with '1'. After initiating standby, the processor must deassert CE# until the Standby duration has elapsed. There are six different options to exit from Standby mode that are initiated by this bit. The detail is shown in Table 6-3 on page 62. This bit is automatically reset to '0' by hardware upon Astoria SW wake up from Standby mode.

Standby control (to initiate Standby mode) 0: Normal operating mode 1: Initiate Standby mode

Bit 0: WAKEUP. This field indicates whether the Astoria SW has woken up. "Woken up" is defined as PLL being locked and the Astoria SW being ready to function and communicate to all ports. WAKEUP is asserted following deassertion of RESET# hard reset or full-chip soft reset.

Wake up (from standby mode) 0: Not awake from standby mode 1: Awake from standby mode.

To put Astoria in Standby mode: PWR_MAGT_STAT = 0x02;

6.3.3 Suspend Mode

Suspend is a request (indicated by a 3-millisecond 'J' state on the USB bus) from the USB host or hub to the device. This request is usually sent by the host when it enters a low-power "suspended" state. USB devices are required to enter a low-power state in response to this request.

This mode is entered by Astoria when bit 0 of the PCON register is set (external processor can only initiate entry into this mode through Mailbox commands). This mode is exited by the D+ bus going low, state change at GPIO[1]/SD2_CD or GPIO[0]/SD_CD (such as insertion or removal of SD/MMC card), or by asserting CE# LOW.



In the Suspend mode of Astoria:

- The clocks are shut off. The PLL is disabled.
- All I/Os maintain their previous state.
- U-Port (USB switch) maintains the previous state.
- Core power supply needs to be retained.
- The states of the Configuration registers, endpoint buffers, and the program RAM are maintained. All transactions need to be complete before Astoria enters Suspend mode (state of outstanding transactions are not preserved).
- The firmware resumes its operation from where it was suspended, because the program counter is not reset.
- Only inputs that are sensed are RESET#, GPIO[0], GPIO[1], D+, and CE#. The last three are wake-up sources (each can be individually enabled or disabled).
- Hard Reset can be performed by asserting the RESET# input, and Astoria performs initialization.

6.3.3.1 Wakeup

Registers that need to be configured to decide the wakeup mechanism:

[

Table 6-6. SD1 Wakeup Register

Register: SD1_	1_WAKEUP SD1 Wakeup Register							
Bit	b7 b6		b5	b4	b3	b2	b1	b0
Field Name			STATUS_WAKE UP_SD_D3	STATUS_WAKE UP_SD_D1	POL_WAKEUP_ SD_D3	POL_WAKEUP_ SD_D1	EN_WAKEUP_ SD_D3	EN_WAKEUP_ SD_D1
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Empty gray cells indicate reserved bits. Do not read from or write to these bits.

Wakeup from Suspend through SD1 pins.

Bit 5: STATUS_WAKEUP_SD_D3. Wakeup status from SD_D3

Bit 4: STATUS_WAKEUP_SD_D1. Wakeup status from SD_D1

Bit 3: POL_WAKEUP_SD_D3. Polarity of SD_D3 for a wakeup

Bit 2: POL_WAKEUP_SD_D1. Polarity of SD_D1 for a wakeup

Bit 1: EN_WAKEUP_SD_D3. Enable wakeup from suspend through SD_D3

Bit 0: EN_WAKEUP_SD_D1. Enable wakeup from suspend through SD_D1

[

Table 6-7. SD2 Wakeup Register

Register: SD2	SD2_WAKEUP SD2 Wakeup Register									
Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Field Name			STATUS_WAKE UP_SD2_D3	STATUS_WAKE UP_SD_2D1	POL_WAKEUP_ SD2_D3	POL_WAKEUP_ SD2_D1	EN_WAKEUP_ SD2_D3	EN_WAKEUP_ SD2_D1		
Access			R/W	R/W	R/W	R/W	R/W	R/W		
Reset					0 0		0	0	0	0

Empty gray cells indicate reserved bits. Do not read from or write to these bits.

Wakeup from Suspend through SD2 pins.

Bit 5: STATUS_WAKEUP_SD2_D3. Wakeup status from SD2_D3



Bit 4: STATUS_WAKEUP_SD2_D1. Wakeup status from SD2_D1

Bit 3: POL_WAKEUP_SD2_D3. Polarity of SD2_D3 for a wakeup

Bit 2: POL_WAKEUP_SD2_D1. Polarity of SD2_D1 for a wakeup

Bit 1: EN_WAKEUP_SD2_D3. Enable wakeup from suspend through SD2_D3

Bit 0: EN_WAKEUP_SD2_D1. Enable wakeup from suspend through SD2_D1

```
[
```

Table 6-8. GPIO Wakeup Register

Register: GPIC	_WAKEUP	EUP GPIO Wakeup Register E676						
Bit	b7	b6	b1	b0				
Field Name						STATUS_WAKE UP_GPIO1	POL_WAKEUP_ GPIO1	EN_WAKEUP_ GPIO1
Access						R/W	R/W	R/W
Reset						0	0	0

Empty gray cells indicate reserved bits. Do not read from or write to these bits.

Wakeup from Suspend through GPIO pins.

Bit 2: STATUS_WAKEUP_GPIO1. Wakeup status from GPIO[1]

Bit 1: POL_WAKEUP_GPIO1. Polarity of GPIO[1] for wakeup

Bit 0: EN_WAKEUP_GPIO1. Enable wakeup from suspend through GPIO[1]

One wakeup scenario is described below for your reference. Astoria will come out of standby when the GPIO1 value is one and if there is any activity on the USB D+ signal.

SD1_WAKEUP = 0x00;

 $SD2_WAKEUP = 0x00;$

GPIO_WAKEUP = 0x03;

 $PLB_WAKEUP = 0x04;$

6.3.4 Core Power Down

The core power supply VDD is powered down in this state. AVDDQ is tied to the same supply as VDD and is, therefore, also powered down. This mode is entered by powering down VDD and AVDDQ simultaneously, and exited by powering up VDD and AVDDQ, performing the reset and initialization sequence, following by firmware download. All endpoint buffers, Configuration registers and the program RAM do not maintain state. It is necessary to reload the firmware on exiting from this mode. It has an option that the UVDDQ can be powered down or stay on while VDD is powered down when SWD+/SWD- is no connected. The UVDDQ cannot be powered down when SWD+/SWD- is connected, or VDD is active. When UVDDQ is powered down, D+/D- can't be driven by external device. Table 6-1 on page 60 shows the detail of Core Power Down requirement.

In the WLCSP option, AVDDQ is internally tied to XVDDQ. As a result, the clock input at XTALIN must be brought to a steady LOW level before entry into Core Power Down mode. In WLCSP, VDD33 is tied to UVDDQ internally. UVDDQ must be ON during the core power down mode.



6.4 **Power Management**




Figure 6-3. Power Management

Power management in the Astoria device is contingent upon several factors. Figure 6-3 depicts the sequence of events in a power up or power down operation.

- After Power On Reset, the USB switch is on and U-port is allocated to external transceiver (PHY).
- Astoria then follows the initialization procedures described in section Bootup Initialization on page 146.
- After the initialization is complete and RESETOUT has been asserted to the Processor by Astoria, the processor configures the allocation of the U-port by writing the USBALLO field in External Bus Allocation Register and UVALID field in the PMU Update Register.
- Device enters normal operation mode.
- If VDD (core) supply is powered-down, then the USB switch is on and the device enters power down mode. The entire reset and initialization cycle has to be repeated to resume normal operation.
- VDD33 is required to be connected to 3.3 V at all times during operation (even in standby, power down, or suspend modes).



There are three different reset functions on Astoria: Hard Reset, CPU Reset, and USB Reset.




Figure 7-1. Astoria Resets

7.1 Hard Reset

7. Resets

The RESET# pin can be connected to an external R-C network or other external reset source in order to ensure that, when power is first applied, Astoria is held in reset until the operating parameters (VCC voltage, crystal frequency, PLL frequency, and others) stabilize. The 24 MHz oscillator and PLL stabilize 5 ms after VCC reaches 3.0 V. An R-C network can satisfy the power-on reset requirements of Astoria. See Figure 7-1 for a sample connection scheme (for example, R = 27K ohm, C = 1μ F).

The RESET# pin can also be asserted at any time after Astoria is running. If Astoria's XTALIN pin is driven by an external clock source that continues to run while the chip is in reset, RESET# need only be asserted for 200 μ s. Otherwise, it must be asserted for at least 5 ms.

Power-on default values for all Astoria register bits are shown in Registers chapter. At power-on reset:

- Endpoint data buffers and byte counts are uninitialized
- The CPU clock speed is set to 12 MHz, the CPU is held in reset
- All port pins are configured as general purpose input pins
- USB interrupts are disabled and USB interrupt requests are cleared
- Bulk IN and OUT endpoints are unarmed, and their stall bits are cleared. Astoria NAKs IN and OUT tokens while the CPU is reset.
- Endpoint data toggle bits are cleared to '0'

Resets



- The RENUM bit is cleared to '0'. This means that the Default USB Device, not the firmware, responds to USB device requests.
- The USB Function Address register is cleared to '0'
- The endpoints are configured for the Default USB Device
- Interrupt autovectoring is turned Off
- Configuration Zero, Alternate Setting Zero is in effect
- The D+ pull up resistor is disconnected from the data line during a hard reset

The Hard Reset involves a total of three pins: the RESET# input, the RESETOUT output and the WAKEUP input. When the RESET# input pin is pulsed, Astoria deasserts (drives LOW) the RESETOUT output (RSTCMPT field in the Soft Reset Control Register is tied to RESETOUT signal). The WAKEUP pin is "don't care" while RESET# is driven LOW. The WAKEUP pin must be asserted HIGH for initialization to occur. When Astoria is ready for general operations (after firmware is initialized), it asserts the RESETOUT signal HIGH. A Hard Reset pulse must be carried out every time Astoria's core has been powered down and is then powered back up.

The use of the RESET# pin has these characteristics:

- For as long as RESET# input is asserted, RESETOUT is deasserted LOW. All other I/Os are high-Z during RESET# assertion.
- After RESET# is deasserted, RESETOUT remains deasserted. If WAKEUP is also asserted at this time, Astoria starts performing the internal initialization which includes loading the 8051 MCU firmware. During this initialization time, the processor also configures the P-port Endian Configuration Register and other configuration registers.
- No data transfer functions must be performed on Astoria until the Processor has configured all configuration registers, loaded the 8051 firmware, and Configuration Mode has been exited (8051 firmware needs to reset the CFGMODE field of P-port Interface Configuration Register to '0').
- To summarize the behavior of Astoria based on the level of the RESET# AND WAKEUP pins, refer the following table.

Table 7-1. RESET# and WAKEUP behavior

RESET#	WAKEUP	Action
0	Don't Care	Device in Reset
1	0	Standby mode*
1	1	Normal mode of operation*

* Astoria enters this mode if it has been properly reset and initialized previously. If not initialized previously, the behavior is as follows:


RESET#=1, WAKEUP=0: Astoria tri-states RESETOUT until RESET# has been pulsed, WAKEUP has been asserted and initialization has been completed. Astoria does not enter initialization until WAKEUP is asserted.

RESET#=1, WAKEUP=1: Device does not enter initialization mode until RESET# has been pulsed and WAKEUP has been asserted. In this case, WAKEUP is asserted but RESET# is not. Astoria continues to remain in preinitialization state.



At initial power up and each time the core is powered up, it is mandatory for a Hard Reset (asserting RESET# input) to be performed with the WAKEUP pin asserted.

Figure 7-2. Reset and Initialization Timing Diagram



7.2 Reset by Register (Soft Reset)

The Soft Reset involves the processor setting the bits appropriately in the Soft Reset Control Register. The RSTCTRL bits in the Soft Reset Control Register control the type of Soft Reset. There are two types of Soft Reset, namely:

- MCU PC Reset During MCU PC Reset, only the 8051 MCU Program Counter is reset to the starting address (its Program RAM contents are maintained). This reset does not cause the 8051 MCU and all its registers reset (all registers are not changed). The firmware code does not need to be reloaded following an 8051 MCU PC Reset.
- Whole Device Reset This Reset is identical to Hard Reset described in the previous section. The firmware code must be reloaded following a Whole Device Reset.

When the Processor performs a Whole Device soft reset of Astoria by writing "11" to the RSTCTRL field, Astoria internally generates a reset pulse. After the internal reset pulse deasserts, the RSTCTRL field must be set to "01" to keep the 8051 in reset during download of the firmware code and register configuration.

The processor requires resetting the RSTCTRL field to "00" after finish loading the firmware from P-port. The 8051 then begins the firmware initialization.

If Astoria is configured to PNAND interface mode and requires the support of loading the processor's boot code from the NAND at the S-port, the 8051 is required to load its firmware image to the internal RAM first after power on reset or hard reset. After 8051 firmware has been loaded and being executed, the 8051 manages to download processor's boot code from the NAND flash (at S-port) through the PNAND interface. Astoria has two setups to load the firmware image.

The 8051 firmware image can be saving in the EEPROM, which connect to the PI2C interface. After power on reset or hard reset, Astoria loads the firmware image from the EEPROM. The 8051 firmware requires resetting the CFGMODE field in the



"P-port Interface Configuration Register" to '0' to exit from Soft Reset when all configuration registers have been loaded. After that, RESETOUT is deasserted and Astoria enters into normal operation mode.

Soft Reset Control Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'81	CY_AN_ WBOOT						RSTCMPT	RSTCTRL		RW : #
	MEM_RS T_CTRL	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	REG									R : #

Access Note

The default value of bits 0-1 is 01. The default value of bits 3-6 and 8-15 is U/D. The rest of the bits have the default value 0.

Bit 7: WBOOT. This field is readable and writable by both Processor and 8051. This field is used to indicate if the firmware image has been downloaded to the RAM or not. This field must be set by P-port processor after completing the firmware download.

Warm boot

0:Cold boot, it requires to download the firmware image

1:Warm boot, the firmware image has downloaded in the RAM

* This field is reset by POR, soft reset, hard reset, standby-wakeup, or power down mode. But this field is not reset by MCU reset and suspend resume.

Bit 2: RSTCMPT

This field is used to report Astoria's status after reset. This field is the same value as the RESETOUT pin. When this field is '0', it indicates Astoria is in initialization state. After reset deassert, Astoria is in initialization state that locking its internal PLL, loading the 8051 firmware, initial the configuration registers. In this state, Astoria is not in the normal operation except download the firmware from P-port and read/write to the configuration registers.

Reset Complete

0:Astoria is in reset and initialization state. In this state, U-port and S-port is not ready for access.

1:Astoria completes the reset and initialization. It is ready for accessing the U-port and S-port from P-port

Bit 1: RSTCTRL

Reset Control. This field selects the different software reset for Astoria:

MCU Reset - This reset resets the 8051 MCU only. After this reset, Astoria is not required to reload the firmware or reconfigure the Astoria configuration registers.

Whole Device Reset - This reset acts similar to a hardware reset by resetting the whole Astoria. This reset requires reloading of the firmware and reconfiguration of all configuration registers.

* Active 8051 soft reset state from RSTCTRL settings is mapped to Bit-0 of 8051 "CPU Control and Status Register" (CPUCS). The location of CPUCS register is at the address of x'E600.

Reset Control

00:No Soft Reset is applied

01:MCU Reset - reset 8051 MCU only.

10:Reserved

11:Whole Reset - this reset is same as hardware reset. It requires reloading the firmware and reconfigures all configuration registers.



7.3 Wakeup Mechanism

After the device is properly reset and initialized, Astoria stays in normal operation mode as long as the WAKEUP pin is asserted. When WAKEUP is deasserted, Astoria enters standby mode. When WAKEUP is asserted, Astoria exits standby mode. Astoria interrupts the Processor and sets the PMINT field in the P-port Interrupt Register and the WAKEUP field in the Power Management Control and Status Register. The interrupt bit is cleared when the Processor reads the Power Management Control and Status Register.

If the WAKEUP pin is not used by an application, it must be tied HIGH to enable normal operation.

7.4 USB Bus Reset

The host signals a USB bus reset by driving an SE0 state (both D+ and D- data lines low) for a minimum of 10 ms. Astoria senses this condition, requests the USB Interrupt (INT2), and supplies the interrupt vector for a USB Reset. After a USB bus reset, the following occurs:

- Data toggle bits are cleared to '0'.
- The device address is reset to '0'.
- If the Default USB Device is active, the USB configuration and alternate settings are reset to '0'.
- Astoria renegotiates with the host for high-speed (480 Mbps) mode.

Note that the RENUM bit is unchanged after a USB bus reset. Therefore, if a device has ReNumerated[™] and loaded a new personality, it retains the new personality through a USB bus reset.

7.5 Astoria Disconnect

Although not strictly a 'reset,' the disconnect-reconnect sequence used for ReNumeration™ affects Astoria in ways similar to the other resets. When Astoria simulates a disconnect-reconnect, the following occurs:

- Endpoint STALL bits are cleared.
- Data toggles are reset to '0'.
- The Function Address is reset to '0'.
- If the Default USB Device is active, the USB configuration and alternate settings are reset to '0'.

Resets



8. Access to Endpoint Buffers



Astoria supports transfer of data among its three ports through endpoint (EP) buffering. Mailbox registers within Astoria facilitate communication or message-passing between the 8051 MCU and the processor.

When an application requires the CPU to process the data as it flows between external logic and the USB — or when there is no external logic — firmware can access the endpoint buffers either as blocks of RAM or (using a special auto-incrementing pointer) as a FIFO.

Even when external logic or the built-in General Programmable Interface (GPIF) is handling high-bandwidth data transfers through the four large endpoint FIFOs without any CPU intervention, the firmware has certain responsibilities:

- Configure the endpoints
- Respond to host requests on CONTROL endpoint zero
- Control and monitor GPIF activity
- Handle all application-specific tasks using its USARTs, counter-timers, interrupts, I/O pins, and so on

8.1 Physical And Logical Endpoints

Astoria has a total of 11 physical endpoints. EP0 and EP1 are small, 64-byte endpoints, which are accessible only by the CPU; they cannot be connected directly to external logic.

EP2, EP3, EP4, EP5, EP6, EP7, EP8 and EP9 are large, configurable endpoints designed to meet the high-bandwidth requirements of USB 2.0. Although data normally flows through the large endpoint buffers under control of the FIFO interfaces described in Chapter 10, the CPU can access the large endpoints if necessary.

EP2, EP4, EP6 and EP8 are allocated for U-Port to S-port path. EP3, EP5, EP7 and EP9 are allocated for P-Port to U-Port path.

Astoria supports 16 logical endpoints. Logical endpoints are mapped to physical endpoints. Physical endpoints can be dedicated to a logical endpoint or shared between multiple logical endpoints. Physical endpoints can only map to multiple logical endpoints in the same direction. Logical to physical endpoint mapping is dynamic and can be changed by 8051 firmware with the exception of the EP0, EP1, EP2, EP4, EP5, EP6, and EP8 endpoints.

- Logical endpoints {EP3, EP5, EP7, EP9, EP10, EP11, EP12, EP13, EP14, EP15} between U and P port can be mapped to the 4 physical endpoints between the U-port and the P-port.
- Logical endpoints {EP2, EP4, EP6, and EP8} between the U-port and the S-port are mapped to the four physical endpoints between the U-port and the S-port.






Figure 8-1. Logical and Physical Endpoint Mapping to U-Port

8.2 High Speed and Full Speed Differences

The data payload size and transfer speed requirements differ between full speed (12 Mbps) and high speed (480 Mbps). Astoria architecture is optimized for high-speed transfers, but does not limit full-speed transfers:

- Instead of many small endpoint buffers, Astoria provides a reduced number of large buffers
- Astoria provides double, triple, or quad buffering on its large endpoints (EP2, 3, 4, 5, 6, 7, 8, and 9)
- The CPU need not participate in data transfers. Instead, dedicated Astoria logic and unified endpoint/interface FIFOs move data on and off the chip without any CPU intervention.

In Astoria, endpoint buffers appear to have different sizes depending on whether it is operating at full or high speed. This is due to the difference in maximum data payload sizes allowed by the USB specification for the two modes, as illustrated by Table 8-1.

Table 8-1. Maximum Data Payload Sizes for Full Speed and High Speed

Transfer Type	De Max Data Payload Size			
	Full Speed	High Speed		
CONTROL (EP0 only)	8,16,32,64 64			
BULK	8,16,32,64	512		
INTERRUPT	1-64	1-1024		
ISOCHRONOUS	1-1023	1-1024		

Although the EP2, EP3, EP4, EP5, EP6, EP8, and EP9 buffers are physically large, they appear as smaller buffers for the non-isochronous types when Astoria is operating at full speed. This is to account for the smaller maximum data payload sizes.

When operating at high speed, firmware can configure the large endpoints' size, type, and buffering depth; when operating at full speed, type and buffering are configurable but the buffer size is always fixed at 64 bytes for the non-isochronous types.



8.3 How the CPU Configures the Endpoints

Endpoints are configured using the registers shown in Table 8-2.

Table 8-2.	Endpoint	Configuration	Registers
------------	----------	---------------	-----------

EP1OUTCFG EP1INCFG EP2CFG	valid, type ¹ (always OUT, 64 bytes, single-buffered) valid, type ¹ (always IN, 64 bytes, single-buffered)
	valid, type ¹ (always IN, 64 bytes, single-buffered)
EP2CEG	
	valid, direction, type, size, buffering
EP4CFG	valid, direction, type (always 512 bytes, double-buffered in high-speed mode, 64 bytes double-buffered in full- speed mode for non-iso)
EP6CFG	valid, direction, type, size, buffering
EP8CFG	valid, direction, type (always 512 bytes double-buffered in high-speed mode, 64 bytes double-buffered in full- speed mode for non-iso)
PLB_EP2CFG (Physical Endpoint 3 configuration)	buffering, direction and size (512 bytes or 1024 bytes)
PLB_EP4CFG (Physical Endpoint 5 configuration)	Only buffering and direction. Size is fixed to 512 bytes
PLB_EP6CFG (Physical Endpoint 7 configuration)	buffering, direction and size (512 bytes or 1024 bytes)
PLB_EP8CFG (Physical Endpoint 9 configuration)	Only buffering and direction. Size is fixed to 512 bytes.
	EP6CFG EP8CFG PLB_EP2CFG Physical Endpoint 3 configuration) PLB_EP4CFG Physical Endpoint 5 configuration) PLB_EP6CFG Physical Endpoint 7 configuration) PLB_EP8CFG Physical Endpoint 9

Note For EP1, 'type' may be set to Interrupt or Bulk only. Even though these buffers are 64 bytes in size, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets larger than 64 bytes to EP1.

PLB_EPxCFG (where x can be 3, 5, 7, 9, 10, 11, 12, 13, 14 and 15) register is to set the logical endpoint configuration.

Note THe Registers chapter gives full bit-level details for all endpoint configuration registers.

Endpoint 0 does not require a configuration register since it is fixed as valid, IN/OUT, CONTROL, 64 bytes, single-buffered. EP0 uses a single 64-byte buffer both for IN and OUT transfers. EP1 uses separate 64 byte buffers for IN and OUT transfers.

Endpoints EP2 and EP6 are the most flexible endpoints, as they are configurable for size (512 or 1024 bytes in highspeed mode, 64 bytes in full-speed mode for the non-isochronous types) and depth of buffering (double, triple, or quad). Endpoints EP4 and EP8 are fixed at 512 bytes, double-buffered in high-speed mode. They are fixed at 64 bytes, double-buffered in full-speed mode for the non-isochronous types.

The bits in the EPxCFG registers control the following:

- Valid. Set to '1' (default) to enable the endpoint. A nonvalid endpoint does not respond to host IN or OUT packets.
- Type. Two bits, TYPE1:0 (bits 5 and 4) set the endpoint type.
 - \Box 00 = invalid
 - $\square \quad 01 = ISOCHRONOUS (EP2,4,6,8 only)$

- □ 10 = BULK (default)
- □ 11 = INTERRUPT
- Direction. 1 = IN, 0 = OUT.
- Buffering. EP2 and EP6 only. Two bits, BUF1:0 control the depth of buffering.
 - □ 00 = quad
 - □ 01 = *invalid*
 - \Box 10 = double (default)
 - □ 11 = triple

'Buffering' refers to the number of RAM blocks available to the endpoint. With double buffering, for example, USB data can fill or empty an endpoint buffer at the same time that another packet from the same endpoint fills or empties from the external logic. This technique maximizes performance by saving each side, USB and external-logic interface, from waiting for the other side. Multiple buffering is most effective when the providing and consuming rates are comparable but bursty (as is the case with USB and many other interfaces, such as disk drives). Assigning more RAM blocks (triple and quad buffering) provides more 'smoothing' of the bursty data rates. A simple way to determine the appropriate buffering depth is to start with the minimum, then increase it until no NAKs appear on the USB side and no wait states appear on the interface side.



Note The Valid bit is ignored when buffer space is allocated by Astoria (for example, BUF[1:0] takes precedence over the Valid bit).

When you are not using all of the endpoints in the endpoint configuration, disable the unused endpoints by writing a zero into the "valid" bit of the corresponding EPxCFG register without disturbing the default state of the other bits in the register.

For example, if the endpoint configuration 11, which utilizes only endpoints 2 and 8, must be used, configure the endpoints as follows.

EP2CFG = 0xDB;

SYNCDELAY;

EP8CFG = 0x92;

SYNCDELAY;

EP4CFG &= 0x7F;

SYNCDELAY;

EP6CFG &=0x7F;

SYNCDELAY;

The bits in the PLB_EPxCFG (Physical endpoints: EP3, 5, 7 and 9) registers control the following:

- BUF. Two bits (bits 1 and 0) control the amount of buffering.
 - 00 = quad
 - 01 = invalid
 - 10 = double (default)
 - 11 = triple
- SIZE. 0 = 512 bytes, 1 = 1024 bytes.
- Direction. 0 = OUT, 1 = IN.

The bits in the PLB_EPxCFG (Logical endpoints: EP3, 5, 7, 9, 10, 11, 12, 13, 14 and 15) registers control the following:

- Valid. Set to '1' (default) to enable the endpoint. A nonvalid endpoint does not respond to host IN or OUT packets
- PEP1 and PEP0. Two bits, control the depth of buffering.
 - 00 = quad
 - 01 = invalid
 - 10 = double (default)
 - 11 = triple
- Type. Two bits, TYPE1:0 set the endpoint type
 - 00 = invalid
 - 01 = ISOCHRONOUS
 - 10 = BULK (default)
 - 11 = INTERRUPT

- NAK. NAK the transfer on this endpoint.
- STALL. Firmware sets STALL=1 to instruct Astoria to return the Stall PID (instead of ACK or NAK) in response to an IN or OUT transfer. Astoria continues to respond to IN or OUT transfers with the Stall PID until the firmware clears this bit.
- FLUSH. Skip the packet; similar to SKIP bit in the OUTP-KTEND/INPKTEND.

8.4 CPU Access to Astoria Endpoint Data

Endpoint data is visible to the CPU at the addresses shown in Table 8-3. Whenever the application calls for endpoint buffers smaller than the physical buffer sizes shown in Table 8-3, the CPU accesses the endpoint data starting from the lowest address in the buffer. For example, if EP2 has a reported MaxPacketSize of 512 bytes, the CPU accesses the data in the lower portion of the EP2 buffer (that is, from 0xF000 to 0xF1FF). Similarly, if Astoria is operating in fullspeed mode (which dictates a maximum bulk packet size of only 64 bytes), only the lower 64 bytes of the endpoint (for example, 0xF000-0xF03F for EP2) are used for bulk data.

Table 8-3. Endpoint Buffers in RAM Space

Name	Address	Size (bytes)	
EPOBUF	0xE740-0xE77F	64	
EP1OUTBUF	0xE780-0xE7BF	64	
EP1INBUF	0xE7C0-0xE7FF	64	
EP2FIFOBUF	0xF000-0xF3FF	1024	
EP4FIFOBUF	0xF400-0xF7FF	1024	
EP6FIFOBUF	0xF800-0xFBFF	1024	
EP8FIFOBUF	0xFC00-0xFFFF	1024	
EP3FIFOBUF	0xD000-0xD3FF	1024	
EP5FIFOBUF	0xD400-0xD7FF	1024	
EP7FIFOBUF	0xD800-0xDBFF	1024	
EP9FIFOBUF 0xDC00-0xDFFF		1024	

Note EP0BUF is for the (optional) data stage of a Control transfer. The eight bytes of data from the Control packet appear in a separate Astoria RAM buffer called SETUPDAT, at 0xE6B8-0xE6BF.

The CPU can only access the 'active' buffer of a multiplebuffered endpoint. In other words, firmware must treat a quad-buffered 512-byte endpoint as being only 512 bytes wide, even though the quad-buffered endpoint actually occupies 2048 bytes of RAM. Also, when EP2 and EP6 are configured such that EP4 and/or EP8 are unavailable, the firmware must never attempt to access the buffers corresponding to those unavailable endpoints.

For example, if EP2 is configured for triple-buffered 1024byte operation, the firmware should access EP2 only at 0xF000-0xF3FF. The firmware should not access the EP4 or



EP6 buffers in this configuration, since they do not exist (the RAM space which they would normally occupy is used to implement the EP2 triple-buffering).

8.5 CPU Control of Astoria Endpoints

From the CPU's point of view, the 'small' and 'large' endpoints operate slightly differently, due to the multiple-packet buffering scheme used by the large endpoints.

The CPU uses internal registers to control the flow of endpoint data. Since the small endpoints EP0 and EP1 are programmed differently than the large endpoints EP2, EP3, EP4, EP5,EP6, EP, EP8, and EP9 these registers fall into three categories:

- Registers that apply to the small endpoints (EP0, EP1IN, and EP1OUT)
- Registers that apply to the large endpoints (EP2, EP3, EP4, EP5, EP6, EP, EP8, and EP9)
- Registers that apply to both sets of endpoints

8.5.1 Registers That Control EP0, EP1IN, and EP1OUT

Table 0 1	Dogiatora	that control	EP0 and EP1
	Registers		EFU anu EFT

Address	Name	Function		
0xE6A0	EP0CS	EP0 HSNAK, Busy, Stall		
0xE68A 0xE68B	EP0BCH EP0BCL	EP0 Byte Count (MSB) EP0 Byte Count (LSB)		
0xE65C 0xE65D	USBIE USBIRQ	EP0 Interrupt Enables EP0 Interrupt Requests		
SFR 0xBA	EP01STAT	Endpoint 0 and 1 Status		
0xE6A1	EP1OUTCS	EP1OUT Busy, Stall		
0xE68D	EP1OUTBC	EP1OUT Byte Count		
0xE6A2	EP1INCS	EP1IN Busy, Stall		
0xE68F	EP1INBC	EP1IN Byte Count		

8.5.1.1 EP0CS

Firmware uses this register to coordinate Control transfers over endpoint 0. The EP0CS register contains three bits: HSNAK, Busy and Stall.

HSNAK

HSNAK is automatically set to '1' whenever the SETUP token of a Control transfer arrives. Astoria logic automatically NAKs the status (handshake) stage of the Control transfer until the firmware clears the HSNAK bit by writing '1' to it. This mechanism gives the firmware a chance to hold off subsequent transfers until it completes the actions required by the Control transfer. **Note** Firmware must clear the HSNAK bit after servicing every Control transfer.

BUSY

The read-only Busy bit is relevant only for the data stage of a Control transfer. BUSY=1 indicates that the endpoint is currently being serviced by USB, so firmware should not access the endpoint data.

'Busy' is automatically cleared to '0' whenever the SETUP token of a Control transfer arrives. The Busy bit is set to '1' under different conditions for IN and OUT transfers.

For EP0 IN transfers, Astoria logic will NAK all IN tokens to EP0 until the firmware has 'armed' EP0 for IN transfers by writing to the EP0BCH:L Byte Count register, which sets BUSY=1 to indicate that firmware should not access the data. Once the endpoint data is sent and acknowledged, Busy is automatically cleared to '0' and the EP0IN interrupt request bit is asserted. After Busy is automatically cleared to '0', the firmware may refill the EP0IN buffer.

For EP0 OUT transfers, Astoria logic will NAK all OUT tokens to EP0 until the firmware has 'armed' EP0 for OUT transfers by writing any value to the EP0BCL register. Busy is automatically set to '1' when the firmware writes to EP0BCL, and Busy is automatically cleared to '0' after the data has been correctly received and ACK'd. When Busy transitions to zero, Astoria also generates an EP0OUT interrupt request.

Note Astoria's autovectored interrupt system automatically transfers control to the appropriate Interrupt Service Routine (ISR) for the endpoint requiring service. The Interrupts chapter on page 43 describes this mechanism.

STALL

Set STALL=1 to instruct Astoria to return the Stall response to a Control transfer. This is generally done when the firmware does not recognize an incoming USB request. According to the USB specification, endpoint zero must always accept transfers, so Stall is automatically cleared to '0' whenever a SETUP token arrives. If it is desired to stall a transfer and also clear HSNAK to '0' (by writing a '1' to it), the firmware should set STALL=1 first, in order to ensure that the Stall bit is set before the 'acknowledge' phase of the Control transfer can complete.

8.5.1.2 EP0BCH and EP0BCL

These are the byte count registers for bytes sent as the optional data stage of a Control transfer. Although the EP0 buffer is only 64 bytes wide, the byte count registers are 16 bits wide to allow using the Setup Data Pointer to send USB IN data records that consist of multiple packets.

To use the Setup Data Pointer in its most-general mode, firmware clears the SUDPTR AUTO bit and writes the wordaligned address of a data block into the Setup Data Pointer,



then loads the EP0BCH:L registers with the total number of bytes to transfer. Astoria automatically transfers the entire block, partitioning the data into MaxPacketSize packets as necessary.

Note The Setup Data Pointer is the subject of section 8.6 The Setup Data Pointer on page 83.

For IN transfers without using the Setup Data Pointer, firmware loads data into EP0BUF, then writes the number of bytes to transfer into EP0BCH and EP0BCL. The packet is armed for IN transfer when the firmware writes to EP0BCL, so EP0BCH should always be loaded first. These transfers are always 64 bytes or less, so EP0BCH must be loaded with '0' (and EP0BCL must be in the range [0-64]). EP0BCH holds that zero value until firmware overwrites it.

For EP0 OUT transfers, the byte count registers indicate the number of bytes received in EP0BUF. Byte counts for EP0 OUT transfers are always 64 or fewer, so EP0BCH is always zero after an OUT transfer. To re-arm the EP0 buffer for a future OUT transfer, the firmware simply writes any value to EP0BCL.

Note The EP0BCH register must be initialized on reset, since its power-on-reset state is undefined.

8.5.1.3 USBIE, USBIRQ

Three interrupts — SUTOK, SUDAV, and EPOACK — are used to manage Control transfers over endpoint zero. The individual enables for these three interrupt sources are in the USBIE register, and the interrupt-request flags are in the USBIRQ register.

Each of the three interrupts signals the completion of a different stage of a Control transfer.

- SUTOK. (Setup Token) asserts when Astoria receives the SETUP token.
- SUDAV. (Setup Data Available) asserts when Astoria logic has loaded the eight bytes from the SETUP stage into the 8-byte buffer at SETUPDAT.
- EP0ACK. (Endpoint Zero Acknowledge) asserts when the handshake stage has completed.

The SUTOK interrupt is not normally used; it is provided for debug and diagnostic purposes. Firmware generally services the Control transfer by responding to the SUDAV interrupt, since this interrupt fires only after the eight setup bytes are available for examination in the SETUPDAT buffer.

8.5.1.4 EP01STAT

The Busy bits in EPOCS, EP1OUTCS, and EP1INCS (described later in this chapter) are replicated in this SFR; they are provided here in order to allow faster access (via the MOV instruction rather than MOVX) to those bits.

Three status bits are provided in the EP01STAT register; the status bits are the following:

■ EP1INBSY. 1 = EP1IN is busy

- EP1OUTBSY. 1 = EP1OUT is busy
- EP0BSY. 1 = EP0 is busy

8.5.1.5 EP1OUTCS

This register is used to coordinate Bulk or Interrupt transfers over EP1OUT. The EP1OUTCS register contains two bits, Busy and Stall.

BUSY

This bit indicates when the firmware can read data from the Endpoint 1 OUT buffer. BUSY=1 means that the SIE 'owns' the buffer, so firmware should not read (or write) the buffer. BUSY=0 means that the firmware may read from (or write to) the buffer. A 1-to-0 Busy transition asserts the EP1OUT interrupt request, signaling that new EP1OUT data is available.

'Busy' is automatically cleared to '0' after Astoria verifies the OUT data for accuracy and ACKs the transfer. If a transmission error occurs, Astoria automatically retries the transfer; error recovery is transparent to the firmware.

Firmware arms the endpoint for OUT transfers by writing any value to the byte count register EP1OUTBC, which automatically sets BUSY=1.

At power-on (or whenever a 0-to-1 transition occurs on the RESET# pin), the Busy bit is set to '0', so Astoria will NAK all EP1OUT transfers until the firmware arms EP1OUT by writing any value to EP1OUTBC.

STALL

Firmware sets STALL=1 to instruct Astoria to return the Stall PID (instead of ACK or NAK) in response to an EP1OUT transfer. Astoria continues to respond to EP1OUT transfers with the Stall PID until the firmware clears this bit.

8.5.1.6 EP1OUTBC

Firmware may read this 7-bit register to determine the number of bytes (0-64) in EP1OUTBUF.

Firmware writes any value to EP1OUTBC to arm an EP1OUT transfer.

8.5.1.7 EP1INCS

This register is used to coordinate Bulk or Interrupt transfers over EP1IN. The EP1INCS register contains two bits: Busy and Stall.

BUSY

This bit indicates when the firmware can load data into the Endpoint 1 IN buffer. BUSY=1 means that the SIE 'owns' the buffer, so firmware should not write (or read) the buffer. BUSY=0 means that the firmware may write data into (or read from) the buffer. A 1-to-0 Busy transition asserts the



EP1IN interrupt request, signaling that the EP1IN buffer is free and ready to be loaded with new data.

The firmware schedules an IN transfer by loading up to 64 bytes of data into EP1INBUF, then writing the byte count register EP1INBC with the number of bytes loaded (0-64). Writing the byte count register automatically sets BUSY=1, indicating that the transfer over USB is pending. After Astoria subsequently receives an IN token, sends the data, and successfully receives an ACK from the host, Busy is automatically cleared to '0' to indicate that the buffer is ready to accept more data. This generates the EP1IN interrupt request, which signals that the buffer is again available.

At power on, or whenever a 0-to-1 transition occurs on the RESET# pin, the Busy bit is set to '0', meaning that Astoria will NAK all EP1IN transfers until the firmware arms the end-point by writing the number of bytes to transfer into the EP1INBC register.

STALL

Firmware sets STALL=1 to instruct Astoria to return the Stall PID (instead of ACK or NAK) in response to an EP1IN transfer. Astoria continues to respond to EP1IN transfers with the Stall PID until the firmware clears this bit.

8.5.1.8 wEP1INBC

Firmware arms an IN transfer by loading this 7-bit register with the number of bytes (0-64) it has previously loaded into EP1INBUF.

8.5.2 Registers That Control EP2, EP3, EP4, EP5, EP6, EP7, EP8 and EP9

Note In order to achieve the high transfer rates required by USB 2.0's high-speed mode, and to maximize full-speed transfer rates, Astoria's CPU should not participate in transfers to and from the 'large' endpoints. Instead, those endpoints are usually connected directly to external logic (see chapter General Programmable Interface (GPIF), on page 95 for details). Although especially suited for high-speed (480 Mbps) transfers, the functionality of these endpoints is identical at full speed, except for packet size.

Some applications, however, may require the firmware to have at least some small amount of control over the large endpoints. For those applications, Astoria provides the registers shown in Table 8-5.

Table 8-5. Registers	that Control	EP2.EP4.EP	6 and EP8
----------------------	--------------	------------	-----------

Address	Name	Function		
SFR 0xAA	EP2468STAT	EP2, 4, 6, 8 empty/full		
SFR 0xEA	EP3579STAT	EP3, 5, 7, 9 empty/full		
0xE648	INPKTEND	force end of IN packet		
0xE649	OUTPKTEND	skip or commit an OUT packet		

Table 8-5.	Registers that Control EP2,EP4,EP6 and EP8
------------	--

Address	Name	Function	
0xE640	EP2ISOINPKTS	ISO IN packets per frame or micro- frame	
0xE6A3	EP2CS	npak, full, empty, stall	
0xE690	EP2BCH	byte count (H)	
0xE691	EP2BCL	byte count (L)	
0xE641	EP4ISOINPKTS	ISO IN packets per frame or micro- frame	
0xE6A4	EP4CS	npak, full, empty, stall	
0xE694	EP4BCH	byte count (H)	
0xE695	EP4BCL	byte count (L)	
0xE642	EP6ISOINPKTS	ISO IN packets per frame/microframe	
0xE6A5	EP6CS	npak, full, empty, stall	
0xE698	EP6BCH	byte count (H)	
0xE699	EP6BCL	byte count (L)	
0xE643	EP8ISOINPKTS	ISO IN packets per frame/microframe	
0xE6A6	EP8CS	npak, full, empty, stall	
0xE69C	EP8BCH	byte count (H)	
0xE69D	EP8BCL	byte count (L)	

8.5.2.1 EP2468STAT

The Endpoint Full and Endpoint Empty status bits (described below, in section Section 8.5.2.3) are replicated here in order to allow faster access by the firmware.

There is a register similar to this for the endpoints between U-port to P-port. It is EP3579STAT.

8.5.2.2 EP2ISOINPKTS, EP4ISOINPKTS, EP6ISOINPKTS, EP8ISOINPKTS

These registers only apply to ISOCHRONOUS IN endpoints. Refer to the EPxISOINPKTS register descriptions in the Registers chapter for details.

Astoria has the capability of sending a zero-length packet (ZLP) when the host issues an IN token to an isochronous IN endpoint and the SIE does not have any data available.

These registers do not affect full-speed (12 Mbps) operation; full-speed isochronous transfers are always fixed at one packet per frame.

8.5.2.3 EP2CS, EP4CS, EP6CS, EP8CS

Because the four large Astoria endpoints offer double, triple or quad buffering, a single Busy bit is not sufficient to convey the state of these endpoint buffers. Therefore, these endpoints have multiple bits (NPAK, FULL, EMPTY) that can be inspected in order to determine the state of the endpoint buffers.

Note Multiple-buffered endpoint data must be read or written only at the buffer addresses given in Table 8-3 on page 76. Astoria automatically switches the multiple buffers in and out of the single addressable buffer space.

NPAK[2:0] (EP2, EP6) and NPAK[1:0] (EP4, EP8)

NPAK values have different interpretations for IN and OUT endpoints:

- OUT Endpoints. NPAK indicates the number of packets received over USB and ready for the firmware to read.
- IN Endpoints. NPAK indicates the number of IN packets committed to USB (i.e., loaded and armed for USB transfer), and thus unavailable to the firmware.

The NPAK fields differ in size to account for the depth of buffering available to the endpoints. Only double buffering is available for EP4 and EP8 (two NPAK bits), and up to quad buffering is available for EP2 and EP6 (three NPAK bits).

FULL

While FULL and EMPTY apply to transfers in both directions, 'FULL' is more useful for IN transfers. It has the same meaning as 'Busy', but applies to multiple-buffered IN endpoints. FULL=1 means that all buffers are committed to USB, and none are available for firmware access.

For IN transfers, FULL=1 means that all buffers are committed to USB, so firmware should not load the endpoint buffer with any more data. When FULL=1, NPAK holds 2, 3, or 4 depending on the buffering depth (double, triple or quad). This indicates that all buffers are in use by the USB transfer logic. As soon as one buffer becomes available, FULL is cleared to '0' and NPAK is decremented by one, indicating that all but one of the buffers are committed to USB (i.e., one is available for firmware access). As IN buffers are transferred over USB, NPAK decrements to indicate the number still pending, until all are sent and NPAK=0.

EMPTY

While FULL and EMPTY apply to transfers in both directions, EMPTY is more useful for OUT transfers. EMPTY=1 means that the buffers are empty; all received packets (2, 3, or 4, depending on the buffering depth) have been serviced.

STALL

Firmware sets STALL=1 to instruct Astoria to return the Stall PID (instead of ACK or NAK) in response to an IN or OUT transfer. Astoria continues to respond to IN or OUT transfers with the Stall PID until the firmware clears this bit.

8.5.2.4 EP2BCH:L, EP4BCH:L, EP6BCH:L, EP8BCH:L

Endpoints EP2 and EP6 have 11-bit byte count registers to account for their maximum buffer sizes of 1024 bytes. Endpoints EP4 and EP8 have 10-bit byte count registers to account for their maximum buffer sizes of 512 bytes.

The byte count registers function similarly to the EP0 and EP1 byte count registers:

- For an IN transfer, the firmware loads the byte count registers to arm the endpoint (if EPxBCH must be loaded, it should be loaded first, since the endpoint is armed when EPxBCL is loaded).
- For an OUT transfer, the firmware reads the byte count registers to determine the number of bytes in the buffer, then writes any value to the low byte count register to rearm the endpoint. See the 'Skip' section, below, for further details.

SKIP

Normally, the CPU interface and outside-logic interface to the endpoint FIFOs are independent, with separate sets of control bits for each interface. The AUTOOUT mode and the SKIP bit implement an 'overlap' between these two domains. A brief introduction to the AUTOOUT mode is given below.

When outside logic is connected to the interface FIFOs, the normal data flow is for Astoria to commit OUT data packets to the outside interface FIFO as they become available. This ensures an uninterrupted flow of OUT data from the host to the outside world, and preserves the high bandwidth required by the high-speed mode.

In some cases, it may be desirable to insert a 'hook' into this data flow, so that – rather than Astoria automatically committing the packets to the outside interface as they are received over USB – firmware receives an interrupt for every received OUT packet, then has the option either to commit the packet to the outside interface (the output FIFO), or to discard it. The firmware might, for example, inspect a packet header to make this skip/commit decision.

To enable this 'hook', the AUTOOUT bit is cleared to '0'. If AUTOOUT = 0 and an OUT endpoint is re-armed by writing to its low byte-count register, the actual value written to the register becomes significant:

- If the SKIP bit (bit 7 of each EPxBCL register) is cleared to '0', the packet is committed to the output FIFO and thereby made available to the FIFO's master (either external logic or the internal GPIF).
- If the SKIP bit is set to '1', the just-received OUT packet is not committed to the output FIFO for transfer to the external logic; instead, the packet is ignored, its buffer is immediately made available for the next OUT packet, and the output FIFO (and external logic) never even 'knows' that it arrived.

Note The AUTOOUT bit appears in bit 4 of the Endpoint FIFO Configuration Registers EP2FIFOCFG, EP4FIFOCFG, EP6FIFOCFG and EP8FIFOCFG.





8.5.3 Registers That Control All Endpoints

Addres s	Name	Description	
0xE658	IBNIE	IN-BULK-NAK individual interrupt enables	
0xE659	IBNIRQ	IN-BULK-NAK individual interrupt requests	
0xE65A	NAKIE	PING plus combined IBN-interrupt enable	
0xE65B	NAKIRQ	PING plus combined IBN-interrupt request	
0xE65C	USBIE	SUTOK, SUDAV, EP0-ACK, SOF interrupt enables	
0xE65D	USBIRQ	SUTOK, SUDAV, EP0-ACK, and SOF inter- rupt requests	
0xE65E	EPIE	Endpoint interrupt enables	
0xE65F	EPIRQ	Endpoint interrupt requests	
0xE662	USBERRIE	USB error interrupt enables	
0xE663	USBERRIE	USB error interrupt requests	
0xE664	ERRCNTLIM	USB error counter and limit	
0xE665	CLRERRCNT	Clear error count	
0xE683	TOGCTL	Endpoint data toggles	

Table 8-6. Registers That Control All Endpoints

8.5.3.1 IBNIE, IBNIRQ, NAKIE, NAKIRQ

These registers contain the interrupt-enable and interruptrequest bits for two endpoint conditions: IN-BULK-NAK and PING.

IN-BULK-NAK

When the host requests an IN packet from an Astoria BULK endpoint, the endpoint NAKs (returns the NAK PID) until the endpoint buffer is filled with data and armed for transfer, at which point Astoria answers the IN request with data.

Until the endpoint is armed, a flood of IN-NAKs can tie up bus bandwidth. Therefore, if the IN endpoints are not always kept full and armed, it may be useful to know when the host is 'knocking at the door', requesting IN data.

The IN-BULK-NAK (IBN) interrupt provides this notification. The IBN interrupt fires whenever a Bulk endpoint NAKs an IN request. The IBNIE/IBNIRQ registers contain individual enable and request bits per endpoint, and the NAKIE/ NAKIRQ registers each contain a single bit, IBN, that is the OR'd combination of the individual bits in IBNIE/IBNIRQ, respectively.

Firmware enables an interrupt by setting the enable bit high, and clears an interrupt request bit by writing a '1' to it.

Note The Astoria interrupt system is described in detail in the Interrupts chapter on page 43

The IBNIE register contains an individual interrupt-enable bit for each endpoint: EP0, EP1, EP2, EP4, EP6, and EP8. These bits are valid only if the endpoint is configured as a Bulk or Interrupt endpoint. The IBNIRQ register similarly contains individual interrupt request bits for the six endpoints.

The IBN interrupt-service routine should take the following actions, in this order:

- Clear the USB (INT2) interrupt request (by writing '0' to it).
- 2. Inspect the endpoint bits in IBNIRQ to determine which IN endpoint just NAK'd.
- 3. Take the required action (set a flag, arm the endpoint, etc.), then clear the individual IBN bit in IBNIRQ for the serviced endpoint (by writing '1' to it).
- 4. Repeat steps (2) and (3) for any other endpoints that require IBN service, until all IRQ bits are cleared.
- 5. Clear the IBN bit in the NAKIRQ register (by writing '1' to it).

Note Because the IBN bit represents the OR'd combination of the individual IBN interrupt requests, it does not 'fire' again until all individual IBN interrupt requests have been serviced and cleared.

PING

PING is the 'flip side' of IBN; it is used for high-speed (480 Mbps) Bulk OUT transfers. Thus, PING is only applicable to Astoria.

When operating at full speed, every host OUT transfer consists of the OUT PID and the endpoint data, even if the endpoint is NAKing (not ready). While the endpoint is not ready, the host repeatedly sends all the OUT data; if it is repeatedly NAK'd, bus bandwidth is wasted.

USB 2.0 introduced a new mechanism, called PING, that makes better use of bus bandwidth for 'unready' Bulk OUT endpoints.

At high speed, the host can 'ping' a Bulk OUT endpoint to determine if it is ready to accept data, holding off the OUT data transfer until it can actually be accepted. The host sends a PING token, and Astoria responds with:

- An ACK to indicate that there is space in the OUT endpoint buffer
- A NAK to indicate 'not ready, try later'.

The PING interrupts indicate that an Astoria Bulk OUT endpoint returned a NAK in response to a PING.

Note PING only applies at high speed (480 Mbps).

Unlike the IBN bits, which are combined into a single IBN interrupt for all endpoints, each Bulk OUT endpoint has a separate PING interrupt (EP0PING, EP1PING, EP2PING, ..., EP8PING). Interrupt-enables for the individual interrupts are in the NAKIE register; the interrupt-requests are in the NAKIRQ register.

The interrupt service routine for the PING interrupts should perform the following steps, in the order shown:



- 1. Clear the INT2 interrupt request.
- 2. Take the action for the requesting endpoint.
- 3. Clear the appropriate EPxPING bit for the endpoint.

8.5.3.2 EPIE, EPIRQ

These registers are used to manage interrupts from the Astoria endpoints. In general, an interrupt request is asserted whenever the following occurs:

- An IN endpoint buffer becomes available for the CPU to load.
- An OUT endpoint has new data for the CPU to read.

For the small endpoints (EP0 and EP1IN/OUT), these conditions are synonymous with the endpoint Busy bit making a 1-to-0 transition (busy to not-busy). As with all Astoria interrupts, this one is enabled by writing a '1' to its enable bit, and the interrupt flag is cleared by writing a '1' to it.

Note Do not attempt to clear an IRQ bit by reading the IRQ register, OR'ing its contents with a bit mask (for example, 00010000), then writing the contents back to the register. Since a '1' clears an IRQ bit, this clears all the asserted IRQ bits rather than just the desired one. Instead, simply write a single '1' (for example, 00010000) to the register.

8.5.3.3 USBERRIE, USBERRIRQ, ERRCNTLIM, CLRERRCNT

These registers are used to monitor the 'health' of the USB connection between Astoria and the host.

USBERRIE

This register contains the interrupt-enable bits for the 'Isochronous Endpoint Error' interrupts and the 'USB Error Limit' interrupt.

An 'Isochronous Endpoint Error' occurs when Astoria detects a PID sequencing error for a high-bandwidth, high-speed ISO endpoint.

USBERRIRQ

This register contains the interrupt flags for the 'Isochronous Endpoint Error' interrupts and the 'USB Error Limit' interrupt.

ERRCNTLIM

Astoria firmware sets the USB error limit to any value from 1 to 15 by writing that value to the lower nibble of this register; when that many USB errors (CRC errors, Invalid PIDs, gar-

bled packets, etc.) have occurred, the 'USB Error Limit' interrupt flag is set. At power-on-reset, the error limit defaults to 4 (0100 binary).

The upper nibble of this register contains the current USB error count.

CLRERRCNT

Writing any value to this register clears the error count in the upper nibble of ERRCNTLIM. The lower nibble of ERRCNTLIM is not affected.

8.5.3.4 TOGCTL

As described in Chapter 1, the host and device maintain a *data toggle* bit, which is toggled between data packet transfers. There are certain times when the firmware must reset an endpoint's data toggle bit to '0':

- After a configuration changes (for example, after the host issues a Set Configuration request).
- After an interface's alternate setting changes (i.e., after the host issues a Set Interface request).
- After the host sends a 'Clear Feature Endpoint Stall' request to an endpoint.

For the first two, the firmware must clear the data toggle bits for all endpoints contained in the affected interfaces. For the third, only one endpoint's data toggle bit is cleared.

The TOGCTL register contains bits to set or clear an endpoint data toggle bit, as well as to read the current state of a toggle bit.

At this writing, there is no known reason for firmware to set an endpoint toggle to '1'. Also, since Astoria handles all data toggle management, normally there is no reason to know the state of a data toggle. These capabilities are included in the TOGCTL register for completeness and debug purposes.

A two-step process is employed to clear an endpoint data toggle bit to '0'. First, writes the TOGCTL register with an endpoint address (EP3:EP0) plus a direction bit (I/O). Then, keeping the endpoint and direction bits the same, write a '1' to the 'R' (reset) bit. For example, to clear the data toggle for EP6 configured as an 'IN' endpoint, write the following values sequentially to TOGCTL:

- 00010110
- 00110110

TOGCTL	Data Toggle Control				E683		
b7	b6	b5	b4	b3	b2	b1	b0
Q	S	R	I/O	EP3	EP2	EP1	EP0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
x	x	x	x	x	x	х	x



8.6 The Setup Data Pointer

The USB host sends device requests using Control transfers over endpoint 0. Some requests require Astoria to return data over EP0. During enumeration, for example, the host issues Get Descriptor requests that ask for the device's capabilities and requirements. The returned data can span many packets, so it must be partitioned into packet-sized blocks, then the blocks must be sent at the appropriate times (for example, when the EP0 buffer becomes ready).

The Setup Data Pointer automates this process of returning IN data over EP0, simplifying the firmware.

Note For the Setup Data Pointer to work properly, EP0's MaxPacketSize must be set to 64, and the address of SUDPTRH:L must be word-aligned (for example, the LSB of SUDPTRL must be '0').

Table 8-7 lists the registers which configure the Setup Data Pointer.

Table 8-7. Registers Used To Control the Setup Data Pointer

Address	Register Name	Function
0xE6B3	SUDPTRH	High address
0xE6B4	SUDPTRL	Low address
0xE6B5	SUDPTRCTL	SDPAUTO bit

To send a block of data, the block's word-aligned starting address is loaded into SUDPTRH:L. The block length must previously have been set; the method for accomplishing this depends on the state of the SDPAUTO bit:

- SDPAUTO = 0 (Manual Mode): Used for general-purpose block transfers. Firmware writes the block length to EP0BCH:L.
- SDPAUTO = 1 (Auto Mode): Used for sending Device, Configuration, String, Device Qualifier, and Other Speed Configuration descriptors *only*. The block length is automatically read from the 'length' field of the descriptor itself; no explicit loading of EP0BCH:L is necessary.

Writing to SUDPTRL starts the transfer; Astoria automatically sends the entire block, packetizing as necessary.

For example, to answer a *Get Descriptor - Device* request, firmware sets SDPAUTO = 1, then loads the address of the device descriptor into SUDPTRH:L. Astoria then automatically loads the EP0 data buffer with the required number of packets and transfers them to the host.

To command Astoria to ACK the status (handshake) packet, the firmware clears the HSNAK bit (by writing '1' to it) before starting the Setup Data Pointer transfer.

If the firmware needs to know when the transaction is complete (for example, sent and acknowledged), it can enable the EP0ACK interrupt before starting the Setup Data Pointer transfer. **Note** When SDPAUTO = 0, writing to EP0BCH:L only sets the block length; it does not arm the transfer (the transfer is armed by writing to SUDPTRL). Therefore, before performing an EP0 transfer which does not use the Setup Data Pointer (i.e., one which is meant to be armed by writing to EP0BCL), SDPAUTO must be set to '1'.

8.6.1 Transfer Length

When the host makes any EP0IN request, Astoria respects the following two length fields:

- the requested number of bytes (from the last two bytes of the SETUP packet received from the host)
- the available number of bytes, supplied either as a length field in the actual descriptor (SDPAUTO = 1) or in EP0BCH:L (SDPAUTO = 0)

In accordance with the USB Specification, Astoria sends the smaller of these two length fields.

8.6.2 Accessible Memory Spaces

The Setup Data Pointer can access data in either of two RAM spaces:

- On-chip Main RAM (16 KB at 0x0000-0x3FFF)
- On-chip Scratch RAM (512 bytes at 0xE000-0xE1FF)

Note The Setup Data Pointer cannot be used to access offchip memory at any address.

8.7 Autopointers

Endpoint data is available to the CPU in RAM buffers (see Table 8-3 on page 76). In some cases, it is faster for the firmware to access endpoint data as though it were in a FIFO register. Astoria provides two special data pointers, called 'Autopointers', that automatically increment after each byte transfer. Using the Autopointers, firmware can access contiguous blocks of on- or off-chip data memory as a FIFO.

Each Autopointer is controlled by a 16-bit address register (AUTOPTRnH:L), a data register (XAUTODATn), and a control bit (APTRnINC). An additional control bit, APTREN, enables both Autopointers.

A read from (or write to) an Autopointer data register actually accesses the address pointed to by the corresponding Autopointer address register, which increments on every data-register access. To read or write a contiguous block of memory (for example, an endpoint buffer) using an Autopointer, load the Autopointer's address register with the starting address of the block, then repeatedly read or write the Autopointer's data register.

The AUTOPTRnH:L registers may be written or read at any time to determine the current Autopointer address.



Most of the Autopointer registers are in SFR Space for quick access; the data registers are available only in External Data space.

Table 8-8.	Registers	that control th	e Autopointers
------------	-----------	-----------------	----------------

Address	Register Name	Function
SFR 0xAF	AUTOPTRSETUP	Increment/freeze, off-chip access enable
SFR 0x9A	AUTOPTR1H	Address high
SFR 0x9B	AUTOPTR1L	Address low
0xE67B	XAUTODAT1	Data
SFR 0x9D	AUTOPTR2H	Address high
SFR 0x9E	AUTOPTR2L	Address low
0xE67C	XAUTODAT2	Data

The Autopointers are configured using three bits in the AUTOPTRSETUP register: one bit (APTREN) enables both autopointers, and two bits (one for each Autopointer, called APTR1INC and APTR2INC, respectively) control whether or not the address increments for every Autodata access.

Enabling the Autopointers has one side effect: Any 'code' access (an instruction fetch, for instance) from addresses 0xE67B and 0xE67C returns the AUTODATA values, rather than the code-memory values at these two addresses. This introduces a two-byte 'hole' in the code memory.

Note There is no 2-byte hole in the data memory at 0xE67B:E67C; the hole only appears in the program memory.

Note The Autopointers must not be used to read or write registers in the 0xE600 to 0xE6FF range; Autopointer accesses within that range produce undefined results.

9. Storage Block and TPIC



The Token Processor Interface (TPIC) block is the interface between the PLB (Processor Logic Block), PIB (Processor Interface Block), SLB (Storage Logic Block) and UIB (USB Interface Block) blocks. It manages the following interactions:

- USB Storage (UIB SLB) transfers
- P-port Storage (PIB SLB) transfers
- USB P-port (UIB PLB) transfers

The registers that control the TPIC functionality are described in this chapter.

9.1 TPIC Registers

9.1.1 TPIC_P2S_SOFT_RESET Register

REG NAME				P-port Addr	MCU Addr
TPIC_P2S_SOFT_RESET				N/A	x'E240
Fi	eld Name	Descriptio	ons		
		P2S switch eN/Able register			
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS
0	Reserved		N/A	0	RW
1	TPIC_Block_Reset	When high, it resets TPIC block except this register.	N/A	0	RW
2	PIB_P2S_wirte_state_Reset	When high, it resets PIB P2S write state machine	N/A	0	RW
3	SLB_IN_OUT_PING_Reset	When high, it resets SLB IN/ OUT/PING state machine.	N/A	0	RW

An example of using this register is shown below.

When Processor connected to P-port of Astoria aborts the transfer then there is a need to reset the TPIC. To reset the Processor Interface Block write state machine, 0x04 needs to be written to this register.

TPIC_P2S_SOFT_RESET = 0x04;

The value of the TPIC_P2S_SOFT_RESET register under Reset condition is 0x00. It can be forced to that state using the below mentioned code.

TPIC_P2S_SOFT_RESET = 0x00;



9.1.2 TPIC_P2S_CFG Register

REG NAME				P-port Addr	MCU Addr
TPIC_P2S_CFG				N/A	x'E242
REG DESCRIPTION					
P2S configuration register	•				
Field Name	1		Descriptions		
	P2S c		ster		
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS
0	TPIC_P2S_REQ	P2S configuration	N/A	0	RW
4:1	TPIC_P2S_EP	Used for P2S access	N/A	0000	RW
5	TPIC_P2S_WNR	0-Read transaction 1-write transaction	N/A	0	RW
7:6	Reserved		N/A	00	R

To set up the P2S Read or Write operation, TPIC_P2S_EN needs to be enabled (by writing value 1) and needs to configure the register TPIC_P2S_CFG with the corresponding value.

Examples that shows the use of this register are mentioned below.

To configure TPIC to allow the Processor write operation into Endpoint 4:

 $TPIC_P2S_CFG = 0x29;$

To configure TPIC to allow the Processor read operation from Endpoint 8:

 $TPIC_P2S_CFG = 0x11;$

9.1.3 TPIC_P2S_EN Register

REG NAME				P-port Addr	MCU Addr	
TPIC_P2S_EN				N/A	x'E241	
REG DESCRIPTION						
P2S switch eN/Able register						
Field Name		Descriptions				
		P2S switch eN/Able register				
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS	
0	PSEN	P2S eN/Able.	N/A	0	RW	
7:1	Reserved		N/A	000000	R	

TPIC_P2S_EN register controls the P2S access path.

To disable the P2S path, use the below mentioned code:

TPIC_P2S_EN = 0x00; /* Disable P2S access path. */

To enable the P2S path, use the below mentioned code:

TPIC_P2S_EN = 0x01; /* Enable P2S access path. */



9.1.4 TPIC_INT0_CLR Register

REG NAME				P-port Addr	MCU Addr
TPIC_INT0_CLR				N/A	x'E243
REG DESCRIPTION					
8051 can clear the interrupt from TPIC(INT0) by writing one this register					
Field Name		Descriptions			
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS
0	INT0_CLR	İ	N/A	0	RW
7:1	Reserved	LEP configuration	N/A	000000	R

Interrupt from the TPIC is mapped to the INT0 interrupt of the 8051 inside Astoria. The service routine corresponding to this interrupt does the enabling of P2S access path by writing one to the TPIC_P2S_EN register if storage is allocated to processor port.

To enable TPIC interrupt:

IE_EX0 = 1; /* Enable TPIC interrupt. */

To clear the TPIC interrupt:

TPIC_INT0_CLR = 1;

9.2 SIB

This block contains the interface logic for the SDIO/MMC/SPI port. Based on various configurations and command interrupts, it generates the commands and accepts response at SD interface. The SDIO Interface Block will be positioned between the SLB and the physical I/Os on the SPort. This block support Full SDIO functionality. This block contains the following interface functions.

- Configuration & Interrupt Block
- CRC Modules for command and data
- SERDES: For converting the 16 bit parallel data to the data width at the interface
- Data Interface Control: Formatting of incoming/ outgoing data with the start bit, direction, CRC and the end bit according to the configuration.
- Command Interface Control: Formatting of outgoing command and validating incoming command
- Interface Clock Control
- Card Detection through Dat-3. A separate card detect input, if available from the card connector is available through the GPIO [0] input.
- Interrupt and Read Wait support to enable full SDIO

The Write-Protect input, if available from the card connector on the board, is connected directly to the 8051 for firmware to handle.

Two instances of this block are present in this device to support the second SD/MMC/CE-ATA port. This second SD/MMC/ CE-ATA port pins are multiplexed on the GPIF Interface pins. Card detection for the second SD card is through Dat-3 or GPIO [1] input.

Additional Registers are added in this block to enable the operation of second SD and disable the primary SD during 16-bit GPIF operation. Full SDIO features are enabled through these registers.



9.2.1 SIB_READ_WAIT_EN Register

REG NAME				P-port Addr	MCU Addr	
SIB_READ_WAIT_EN				N/A	x'E22A	
REG DESCRIPTION						
Field Nan	Field Name		Descriptions			
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS	
0	EN	Enable Read Wait to SDIO device on DAT[1]	N/A	0	R/W	
7:1	Reserved		N/A	000000	R	

9.2.2 SIB_NAND_CFG Register

REG NAME				P-port Addr	MCU Addr
SIB_NAND_CFG				N/A	x'E22B
REG DESCRIPTION					
F	ield Name	Descr	iptions		
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS
0	NAND_SD_SEL	Used for selecting nand/sd device. 0 -> NAND is enabled. 1 -> 2nd SD is enabled.	N/A	0	R/W
1	SD_SEL	Selects SD devices for transac- tion. 0 -> transaction is being for 1st SD. 1 -> transaction is being for 2nd SD	N/A	0	R/W
2	NAND_RB2_ENB	Enable 2nd R/B# functionality on RESETOUT pin	N/A	0	R/W
3	NAND_RB3_ENB	Enable 3rd R/B# on SSD_CMD	N/A	0	R/W
4	NAND_RB4_ENB	Enable 4th R/B# functionality on SSD_CLK pin	N/A	0	R/W
5	SD1_DISABLE	Disable primary SD port for Multiple Nand operation	N/A	0	R/W
6	FULL_SDIO_ENABLE	Enable Full SDIO functionality	N/A	0	R/W
7	PAD_NANDCFG	Shows the status of PAD_NANDCFG pin	N/A	0	RW

SIB can be configured by changing the bit fields of the SIB_NAND_CFG register bit fields offer the control of the following:

- Selection between GPIF or SD
- If both ports are used for connecting SD cards then to switch between them. This can be done by toggling the SD_SEL bit field.
- Choosing Ready and Control lines for GPIF
- Disabling the primary SD for 16-bit GPIF operation.
- To enable the FULL SDIO functionality for the selected storage port.

Dual SD mode can be enabled by

SIB_NAND_CFG |= 0x01; /* Enable Dual SD */

In dual SD mode, SD card on the first storage port can be selected by



SIB_NAND_CFG &= ~(0x02); /* Select SD1 */

In dual SD mode, SD card on the second storage port can be selected by

SIB_NAND_CFG |= 0x03; /*select SD2*/

To enable the GPIF mode:

SIB_NAND_CFG |= 0x04;

The second SD block has a reduced set of the SIB_NAND_CFG register. Only bit 6 which enables the full SDIO functionality is used and all other bits are de-featured.

REG NAME				P-port Addr	MCU Addr
SIB2_NAND_CFG				N/A	X'E4EB
REG DESCRIPTION					
Fi	Field Name		Descriptions		
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS
5:0	Reserved	Reserved	N/A	5'b00000	RW
6	sib2_sdio_irq	For detecting solo irq for sib2	N/A	1'b0	RW
7	Reserved	Reserved	N/A	1'b0	R

9.2.3 SIB_MODE_CFG Register

REG N	IAME					P-port Addr	MCU Addr
SIB_MODE_	CFG					N/A	x'E21F
REG DESC	RIPTION						
Mode Configu	uration Registe	er					
	Field Nar	ne		Descripti	ons		
			Mode Con	figuration Register			
Bit		Field		Description	P-PORT ACCESS	Reset	MCU ACCESS
1:0	MODE		Mode Configuration Register 2'b00:reserved 2'b01:MMC /MMC+ mode 2'b10:SD/SDIO mode 2'b11:SPI mode		N/A	10	RW
3:2	DATABUSV	VIDTH	2 b11.SP1 mode Data bus width: Not valid in SPI mode For MMC card 2'b00: 1bit 2'b01: 4bit 2'b10: 8bit 2'b11:reserved For SD/SDIO card 2'b00:1bit data width 2'b01:4 bit data width 2'b10:reserved 2'b11:reserved		N/A	01	RW
4	EN_CMD_	COMP	enable co	mmand completion feature	N/A	0	RW
5	GCTL_SD_	_CLK_DIS	Power saving mode 0x0: clock is enabled. 0x1: clock is disabled.		N/A	0	RW
6	CARD_BU	SY_DET	This bit enables the SD state machine to wait for busy during the first block of data in multi block write		N/A	0	RW
7	STOP_CLO	DCK_EN		ables SIB to perform detection and stop the clock to the SD	N/A	0	RW



Before initializing the SD card, SIB needs to be configured as 1 bit SD mode so that Astoria can talk with any type of SD card without any data width issue.

SIB_MODE_CFG = 0x02; /* Configure as 1 bit SD mode by default. */

In the case of MMC card:

SIB_MODE_CFG = 0x01; /* Configure for 1 bit MMC mode. */

There is a stop clock feature that has been implemented in Astoria which can be enabled by configuring the bit 7 of SIB_MODE_CFG register. On enabling the clock stop feature if the EPs are full, the clock is stopped preventing further data from being received.

SIB_MODE_CFG |= 0x80; //Enable the SD stop clock feature for overflow handling.

In the case of applications where any storage card (SD/MMC) is connected to Astoria, current consumed by Astoria can be reduced by disabling the card clock when that storage card is not being accessed.

To disable the card clock:

SIB_MODE_CFG |= 0x20;

Again clock can be enabled just before accessing that storage card.

To enable the card clock:

SIB_MODE_CFG &= 0xDF;

9.3 GPIF and Slave FIFO

The SIB interface is implemented using both the GPIF and SF interfaces.

9.3.1 Slave FIFO:

If any storage card (SD/MMC/CE-ATA) is connected to storage port, before initializing the card Slave FIFO interface needs to be set up.

There is a function in the firmware to set the SIB in Slave FIFO mode by writing the IFCONFIG register with 0xA3 value as shown below.

IFCONFIG = 0xA3;/* Enable Slave FIFO mode. */

The below mentioned function is used to initialize the slave FIFO mode.

Void CyAnFwStorSetupSF (void)

{

```
FLAGOUT0 = 0x00; // FLAGA = PF(sel), FLAGB = FF(sel)
```

FLAGOUT1 = 0x00; // FLAGC = EF(sel), FLAGD = PF(EP2)

9.3.2 GPIF

There is a function in the firmware to set the SIB in GPIF master mode by writing the IFCONFIG register with 0xCA value as shown below.

IFCONFIG = 0xCA;/* Enable GPIF master mode. */

9.3.2.1 GPIF initialization

GPIF initialization is done as shown below:

Void CyAnFwStorSetupGpif (void)

{

/* Perform GPIF initialization. */



	EP2TIL	= 0x00;	// GPIF transfer from EP2 stops when TC runs out.			
	EP2GPIFFLAG	= 02	x01;			
	EP4TIL	= 0x00;	// GPIF transfer from EP4 stops when TC runs out.			
	EP4GPIFFLAG	= 02	x01;			
	EP6TIL	= 0x00;	// GPIF transfer to EP6 stops when TC runs out.			
	EP6GPIFFLAG	= 0	x02;			
	EP8TIL	= 0x00;	// GPIF transfer to EP8 stops when TC runs out.			
	EP8GPIFFLAG	= 0	x02;			
	ABORT	= 0xFF	// Abort past GPIF transactions.			
	FLOW_STATE	= 0x	00; // GPIF - Flow mode is not used.			
	READYCFG	= 0xE	E0; // Use IntRdy and TCXpire.			
	CTLOUTCFG	= 0x	00; // CMOS outputs for CTL.			
	IDLE_CS	= 0x00;	// GPIF idle state controls.			
	IDLE_CTLOUT	= 0x	03; // Only CTL0 and CTL1 are used.			
	WFSELECT	= 0x4	E; // Setup waveform order.			
	READYSTAT	= 0x0	03; // Set the default state of RDY to 1.			
	/* Copy the GPI	IF wavefo	rms into the GPIF buffers. */			
A	AUTOPTRSETUP = 0x07; /* Enable both Auto pointers. */					
	CyAnMemCopy	/ (GPIF_V	VAVE_DATA, (uint8_t xdata *)glGpifWaveforms,			



9.4 GPIO

The S-Port also can operate as a GPIO in addition to being a GPIF/SD port. This is a new feature added in Astoria.

REG NAME				P-port Addr	MCU Addr
P0_RSE_ALLOCATE_L				x'98	x'E2A4
REG DESCRIPTION					
This register is used for resource	ce allocation for the S-P	ort.			
Field Nam	e	Descri	ptions		
Bit	Field	Description	P-PORT ACCESS	Reset	MCU ACCESS
0	SDIOAVI	SDIO External Bus Availability Status, 0: Available, 1: Allocated	RW	0	RW
1	SDIOALLO	SDIO External Bus Allocation, 0: Allocated to Astoria (S-Port), 1: Tri-State (allocate to the Proces- sor)	R	1	R
2	NANDAVI	GPIF Bus Availability Status, 0: Available, 1: Allocated	RW	1	RW
3	NANDALLO	GPIF bus External Bus Alloca- tion, 0: Allocated to Antioch (S- Port), 1: Tri-State (allocate to the Processor)	R	0	R
4	USBAVI	USB External Bus Availability Semaphore Status, 0: Available, 1: Reserved for future use	RW	0	RW
5	USBALLO	USB External Bus Allocation, 0: Allocated to U-Port, 1: Reserved for future use	R	1	R
6	Reserved	(USBTRAVI) USB Transceiver Availability Semaphore	R	0	R
7	Reserved	(USBTRALO) USB Transceiver Allocation	R	0	R

/* Tristate the SD card pins after the write, so that we the IO drives can be turned off.

If only one card is connected to port 0:

P0_RES_MASK_L |= 0x0C;

 $P0_RSE_ALLOCATE_L = 0x00;$

P0_RES_MASK_L &= 0xF3;

If second storage port is also connected to a card:

P0_RES_MASK_L |= 0x03;

P0_RSE_ALLOCATE_L = 0x00;

P0_RES_MASK_L &= 0xFC;

9.5 Reset SIB

Reset SIB in case of CRC or timeout error from the card. A piece of code to do that is mentioned below.

/* Reset the SIB. */

SIB_CNTR_CFG_1 = 0; _nop_ ();

 $SIB_INTR_IN = 0x20;$

CyAnDevDelay1ms ();

*/



9.6 Sending Commands to the SD/MMC Card

For more details about the commands that can be send to SD card, refer to SD card specification version 2.0.

SIB has 8 command registers starting from SIB_CMD_REG_0 to SIB_CMD_REG_7, to send commands to the SD card.

SIB has 17 response registers starting from SIB_RESP_REG_0 to SIB_RESP_REG_16, to store the response data that it gets from the SD card.

SIB_RESP_FMT_0 and SIB_RESP_FMT_1 are used to configure the SIB with the expected number of bits in the response data.

SIB_INTR_IN register needs to be updated when 8051 wants to interrupt the SIB. For example, this register needs to be written in the cases where Astoria needs to send a command or to perform a read/write operation from/to the SD card.

SIB_INTR_OUT register gets updated by the interrupts generated by the SIB when some specific events are done from the SIB side. For example in the cases where a command is sent or a response is received by the SIB.

More details on handling these registers can be found in the Astoria firmware.

Storage Block and TPIC



10. General Programmable Interface (GPIF)



The General Programmable Interface (GPIF) is an internal master to Astoria's endpoint FIFOs. It replaces the external 'Glue' logic that might otherwise be required to build an interface between Astoria and the outside world.

Astoria's GPIF is derived from EZ-USB FX2LP. All associated registers are same as that of EZ-USB FX2LP but Astoria does not expose the entire signals externally. This chapter only covers the hardware differences between the EZ-USB FX2LP's GPIF and the West Bridge Astoria's GPIF. See Chapter 10 of EZ-USB TRM form more details on GPIF Interface and GPIF Programming.

See GPIF on page 90 of this document for steps on configuring the storage port in GPIF mode.

Note West Bridge Astoria's GPIF internals are exactly similar to EZ-USB FX2LP's GPIF but all the pins are not available for external interface. The differences are given in this table.

Signals	FX2LP	Astoria	
Address lines	9	Not available	
Control signals	6	2	
External Ready inputs	6	4	
Data Lines	8/16	8/16	
IFCLK	Available	Not Available	

Note Storage Port 0 of Astoria can be configured for SD/MMC, GPIO or GPIF. If 8 bit data bus width mode is used then the Storage Port 1 can be used in GPIO mode or SD/SDIO/MMC mode. If GPIF is configured for 16 bit mode then the Storage Port 1 is not available for other function like GPIO or SD/MMC/SDIO. The Storage Port 1 of West Bridge Astoria cannot be used for GPIF 8 bit mode.

Note Read and Write are from Astoria's point of view. 'Read' waveforms transfer data from the outside world to Astoria; 'Write' waveforms transfer data from Astoria to the outside world.

Astoria firmware can assign the FIFO read and FIFO write waveforms to any of the four FIFOs, and the GPIF generates the proper strobes and handshake signals to the outside-world interface as data is transferred into or out of that FIFO.

10.1 GPIF Signals

See section 10.1.1 in EZ-USB TRM for details on Typical GPIF Interface and Hardware details. this sections describes the GPIF signal exposed by West Bridge Astoria.

10.1.1 Data Lines

The GPIF Data Bus is a collection of the GPIF_D[15:0] pins.

- An 8-bit wide GPIF interface uses pins GPIF_D[7:0].
- A 16 bit-wide GPIF interface uses pins GPIF_D[15:0].

10.1.2 GPIF Address Lines

West Bridge Astoria does not expose address pins externally. It is similar to EZ-USB FX2LP 56 pin package. While using the GPIF designer for building the GPIF Waveform, for West Bridge Astoria, EZ-USB FX2LP 56 pin package must be selected.



10.1.3 GPIF Control Out Signals

West Bridge Astoria brings out only two (GPIF_CTL [1:0]) control signals. Please refer section 10.2.3 of EZ-USB TRM for more details on control signals.

10.1.4 Ready IN Signals

West Bridge Astoria brings out four ready in signals. By default state only GPIF_RDY1 is configured. Other three ready signals GPIF_RDY2, 3 and 4 can be configured using SIB_NAND_CFG register (0xE22B).

Please refer section 10.2.4 of EZ-USB TRM for more details on Ready IN signals.

10.1.5 Interface Clock (IFCLK)

West Bridge Astoria does not bring out IFCLK.

10.1.6 GPIF Designer

The EZ-USB FX2LP GPIF designer tool can be used to build the GPIF waveform by selecting FX2LP 56 pin Package.

11. Coprocessor Interface Logic



The processor port interface allows access to the end point buffer memory blocks and configuration registers. Random access is allowed to the configuration registers. The P-port data bus can be configured to be in Little Endian or Big Endian mode through the P-port Interface Configuration Register. To reduce port address pin count, the end point buffers can be individually addressed, but their contents are accessed in burst (FIFO) mode.

11.1 Operational Modes

The P-port can be configured to support different processor interfaces by setting up the TEST[2:0], PA[3:2], and the VMTYPE field in the P-port Interface Configuration Register (CY_AN_MEM_P0_VM_SET). Table 11-2 and Table 11-3 on page 98 list all interface configuration options of the P-port in normal operation.

The P-port can be configured in one of these five modes:

- Pseudo CRAM Non Multiplexing Mode
 - In this mode, TEST[2:0] is set to b'000 and default value in the VMTYPE field of the CY_AN_MEM_P0_VM_SET register.
 - Address and Data buses non multiplexing Asynchronous mode
 - □ Address and Data buses non multiplexing Synchronous mode (ADV# is required to pull low in this mode)
- Pseudo CRAM Multiplexing Mode In this mode, TEST[2:0] is set to b'010, PA[7] and PA[3:2] are set to b'101 and the default value in the VMTYPE field of the CY_AN_MEM_P0_VM_SET register.
 - $\hfill\square$ Address and Data buses multiplexing Asynchronous mode
 - Address and Data buses multiplexing Synchronous mode
- SRAM Non Multiplexing Mode

In this mode, ADV# is required to pull low, TEST[2:0] is set to b'000, and the value in the VMTYPE field of the CY_AN_MEM_P0_VM_SET register must be set to b'111.

- Address and Data buses non multiplexing Asynchronous SRAM mode
- Pseudo NAND (PNAND) Mode (8 bit and 16 bit)
 In this mode, TEST[2:0] is set to b'010, and PA[3:2] is set to b'00. PA[7] is used to select the Astoria behavior: Small or Big Block device.
- PSPI and PI2C Mode

In this mode, TEST[2:0] is set to b'010, and PA[7] and PA[3:2] is set to b'110.



Table 11-1 lists the configuration of the P-port interface modes.

Table 11-1. (Configuration	of P-Port	Interface Mod	es
---------------	---------------	-----------	---------------	----

Interface Mode Name	Compatibility				
Pseudo CRAM interface - Normal	Backward compatible to Antioch				
Pseudo CRAM interface - Standby	Backward compatible to Antioch				
Pseudo CRAM interface - Debug	Backward compatible to Antioch				
Multiplex A/D bus + PI2C interface - Normal	New mode, not compatible to Antioch				
Multiplex A/D bus + PI2C interface - Standby	New mode, not compatible to Antioch				
Multiplex A/D bus + PI2C interface - Debug	New mode, not compatible to Antioch				
SRAM interface - Normal	New mode, not compatible to Antioch				
SRAM interface - Standby	New mode, not compatible to Antioch				
SRAM interface - Debug	New mode, not compatible to Antioch				
Pseudo NAND + PI2C Interface - Normal	New mode, not compatible to Antioch				
Pseudo NAND + PI2C Interface - Standby	New mode, not compatible to Antioch				
Pseudo NAND + PI2C Interface - Debug	New mode, not compatible to Antioch				
PSPI + PI2C Interface - Normal	New mode, not compatible to Antioch				
PSPI + PI2C Interface - Standby	New mode, not compatible to Antioch				
PSPI + PI2C Interface - Debug	New mode, not compatible to Antioch				
Note West Bridge Antioch is a West Bridge A-family Device					

In Pseudo CRAM/multiplexing ADM/SRAM interface modes, the default is asynchronous interface. It is required to configure the P-port Interface Configuration Register to change between the asynchronous and synchronous interface mode.

Table 11-2. The P-Port Interface Configuration Options

	Astoria Operational Modes									
		Opera								
TESTIO	TEOTIAI	TESTIO	WAKEUP	VMTYPE field in	Modes					
TEST[2]	TEST[1]	TEST[0]	WAREOP	CY_AN_MEM_P0_VM_SET Register						
0	0	0	0	101	Stand By (Non ADM Pseudo CRAM Mode)					
0	0	0	1	101	Normal (Non ADM Pseudo CRAM Mode)					
0	0	0	0	111	Stand By (SRAM Mode)					
0	0	0	1	111	Normal (SRAM Mode)					
0	1	0	0	Х	Extended I/F Stand By					
0	1	0	1	x	Extended I/F Mode (EIM)					

Table 11-3.	The EMI (Extended	Interface Modes)	of the P-Port Interface	Configuration Options
-------------	-------------------	------------------	-------------------------	-----------------------

	EIM (Extended Interface Modes)										
TEST[2]	TEST[1]	TEST[0] A[7] A[3] A[2] Modes		Modes							
0	1	0	1	0	0	PNAND Mode - Small Block Device					
0	1	0	0	0	0	PNAND Mode - Large Block Device					
0	1	0	1	1	0	PSPI Mode					
0	1	0	1	0	1	ADM Mode (Pseudo CRAM)					

Notes

1. A[7] must pull high or pull low for the PNAND, PSPI, or ADM mode configuration.

2. In the PNAND interface mode, A[7] is used to selected Small Block (SBD) or Large Block (LBD) access.



11.1.1 Address and Data Buses Non Multiplexing Asynchronous Pseudo CRAM Mode

This is the default mode at power up. During this mode the CLK input is held low. This mode requires the use of the ADV# pin (address valid pin). The address inputs are latched when ADV# is HIGH. When ADV# is LOW, the address latch is transparent, whereby any change in Address is reflected to internal access logic. CE# needs to be asserted at least tCVS before the rising edge of ADV# and must remain asserted throughout the entire operation.

This mode uses the industry-standard SRAM control bus (CE#, OE#, WE#). READ operations are initiated by bringing CE# and OE# LOW while keeping WE# HIGH. Valid data is driven out of the DQ bus after the specified access time has elapsed.

WRITE operations occur when CE# and WE# are driven LOW. During asynchronous WRITE operations, the OE# level is a "Don't Care," and WE# overrides OE#. The data to be written is latched on the rising edge of CE# or WE# (whichever occurs first).

The most significant address bit, A[7], determines whether configuration registers or endpoint buffer memory is accessed. When the configuration memory is selected by asserting address bit A[7], the address bus points to an exact location of a configuration register. When A[7] is deasserted, A[6:0] provides the address of the endpoint buffer being accessed. Access from within the selected endpoint buffer is performed through internal address counters.

When the endpoint buffers are selected, each address change starts access at the top of the buffers. The DMA engine in the external processor is expected to maintain the correct access count.

In this mode the P-port interface works up to the equivalent of 33 MHz providing a port bandwidth up to 66 MB per second.

11.1.2 Address and Data Buses Non Multiplexing Synchronous Mode

Similar to the asynchronous mode, the synchronous mode can be used to access both the configuration registers and the endpoint buffers. Address bit A[7] determines whether the configuration registers or the endpoint buffers are accessed. Unlike the asynchronous mode, all address, chip enable, and read/write enable inputs are asserted or deasserted with respect to the CLK input. These control inputs have to meet their respective setup and hold time constraints. Valid read data is placed on the DQ bus after the specified clock-to-output access time. The DQ bus tristates after tCKHZ following a CLK rising edge with CE# deasserted. OE# is "don't care" during write or deselect cycles. ADV# is required to pull low in this mode.

When the endpoint buffers are selected, each address change starts access at the top of the buffers. The DMA engine in the external processor is expected to maintain the correct access count.

In this mode the P-port interface works up to the equivalent of 33 MHz providing a port bandwidth up to 66 MB per second.

11.1.3 Address and Data Buses Multiplexing Asynchronous Pseudo CRAM Mode

The address and data multiplexing (ADM) allows address and data signals to share the same bus (DQ). During this mode the CLK input is kept low and A[7:0] pins are ignored. Similar to non multiplexing mode, ADV#, WE# and CE# are used to perform the read/write operation. Address signals are first applied to the DQ bus along with CE# LOW. The addresses are loaded from the DQ bus in response to rising edge of the ADV# signal and values of DQ8-DQ15 signals are ignored. It is necessary to meet the setup (tAVS) and hold (tAVH) times given in Table 11-8 on page 116 with valid address information to properly latch in the addresses.

After the address signals are successfully latched in, a read operation is issued where WE# stays HIGH. The DQ bus becomes tri-stated after the address/signal on the DQ bus meets tAVH. The read data is driven on the DQ bus tOE after OE# is asserted LOW and held until tOHZ or tHZ after the rising edge of OE# or CE#, whichever comes first.

A write operation is issued when WE# is asserted LOW after the address is latched in. OE# is a don't care during write operations. The write data is applied to the DQ bus immediately after the address signal on the DQ bus meets the hold time (tAVH). Write data is written with the rising edge of either WE# or CE#, whichever comes first, and meets data setup (tSD) and hold (tHD) times.

11.1.4 Address and Data Buses Multiplexing Synchronous Pseudo CRAM Mode

Similar to ADM asynchronous mode, the ADM synchronous mode can be used to access both the configuration registers and the endpoint buffers. During this mode, OE# input is asynchronous. The DQ bus, ADV#, CE#, and WE# inputs are asserted or deasserted with respect to the rising edge of CLK. These control inputs have to meet their respective setup and hold time.



For both read and write operations, the address is latched in from the DQ bus at the rising edge of CLK with ADV# low. For a read operation, the DQ bus is tri-stated after the address signals are latched in and meet hold time tHD. After the latency when addresses are latched in, valid read data is driven on the DQ bus after the specified clock-to-output access time. The DQ bus is tri-stated tCKHZ after the rising edge of CLK with CE# high. For write operation, OE# is "don't care". Data is available immediately after the address signals are latched in and meet hold time tHD. At the following CLK data is written. After the data meets hold time tOH, the next address or data can be applied to DQ bus.

In addition, both burst read and burst write are supported. After the address is latched in from the DQ bus, data can be burst for read or write for every clock cycle and up to the size of the endpoint buffer as long as the input signals remain unchanged in read or write mode. During burst mode the latched-in address remains unchanged to ensure the burst read/write operation is from/to the same endpoint buffer.

Similar to the non multiplexing mode, during the address latch-in the value of the most significant address bit (DQ[7] in ADM) selects access to either the endpoint buffer or configuration register. When an endpoint buffer is selected, each address change starts access at the top of the buffers. The DMA engine in the external processor is expected to maintain the correct access count. If the number of accesses on a buffer exceeds the buffer size, the internal burst counter wraps.

In this mode, the processor interface port can work at clock speeds up to 33 MHz providing port bandwidth up to 66 MB per second.

11.1.5 Address and Data Buses Non Multiplexing Asynchronous SRAM Mode

This is a standard asynchronous SRAM interface. ADV# is required to pull low in this mode. This interface is used to access both the configuration registers and the endpoint buffers of Astoria. ADV# is tied LOW externally in this mode. Register accesses are asynchronous single-reads, while endpoint buffer accesses are similar to asynchronous page mode accesses. Register accesses are performed in the same method as the non multiplexed asynchronous Pseudo CRAM interface. During DMA transaction to or from an endpoint buffer, A[7] is maintained at "0", while A[6:0] toggles as in a page mode access. More specifics of the endpoint access in this mode are:

Endpoint Read

- □ Address Transition Controlled
 - During an endpoint access, the address during the first cycle of access must be the address of the endpoint being accessed (0x02 for endpoint 2, and so on).
 - Subsequent accesses require the address to be changed, which is consistent with the burst behavior of the most
 processors. This toggle of the address is detected by the Address Transition Detect (ATD) circuit to advance the
 FIFO pointer internally.
 - The subsequent addresses is not decoded if address bit A[7] changes (requires to be held at '0'). All data is transferred to or from the endpoint that was addressed in the first cycle.
 - An endpoint transaction can be made in multiple burst transfers, with register accesses in between. A burst transfer is terminated when CE# is deasserted. The register access is determined by change of address bit A[7] to 1'b1.
 - On resumption of an endpoint burst transfer after register accesses, it is not required that the endpoint address be
 reasserted on the first cycle of the burst (the processor must return to the same endpoint unless it was terminated).
 - An endpoint transaction is terminated when the DMAVAL field for that endpoint is cleared by a write to the Endpoint Buffer DMA register.



Endpoint Write

□ WE# Controlled

An endpoint write transaction may be facilitated by toggling the WE# signal while maintaining CE# LOW throughout and also keeping the address constant with the particular endpoint address.

□ CE# Controlled

An endpoint write transaction may be facilitated by toggling the CE# signal while maintaining WE# LOW throughout and also keeping the address constant with the particular endpoint address.


Table 11-4. Asynchronous SRAM Interface Signals

Pin Name	10	Signal Description
CE#	I	Chip Enable
WE#	I	Write Enable
OE#	I	Output Enable
A[7:0]	I	Address Bus
DQ[15:0]	IO	Data Bus

Note This is not a description of the pins of the entire P-port interface; it represents only the asynchronous SRAM interface pins.

11.1.6 Pseudo NAND (PNAND) Mode





Handheld Device

Astoria supports an interface similar to a NAND interface on the P-port (Pseudo NAND interface or Pnand interface). This interface allows connecting Astoria to the processor's NAND flash interface. The processor can load its image from the NAND flash, which is connected to the S-port, or exchange data with the USB-host connected to Astoria's U-port, and access storage devices on Astoria's S-port.

In the PNAND interface mode, the maximum speed of the P-port to support the random access with Column Address Change (CASDO and CASDI) commands on endpoint buffers is 30 MHz (beyond 30 MHz, the P-port does not support the random access with Column Address Change commands on endpoint buffers). However, the maximum speed of P-port to support the random access with Column Address Change (CASDO and CASDI) commands on the P-port registers is 33 MHz.

In PNAND interface mode, because the R/B# pin is a push-pull (not a open-drain), it does not require external pull up for the R/B#. This is shown in the following figure.



Figure 11-2. R/B# Pull up Connection in PNAND Mode




Table 11-5. Astoria P-port Pins Mapped to Pnand Interface Pins

Astoria P-Port Pin Name	10	Aliased Pnand Pin Name	Function	Comments
CLK	I			Unused
CE#	I	CS#	Chip Select	
A0	I	CLE	Command Latch	
A1	IO	R/B#	Read/Busy	
A[3:2]	I			Unused
A4	I	WP	Write Protect	
A[6:5]	I			Unused
A[7]	1	SBDnLBD	Device type (SBD/LBD)	
DQ[15:0]	10	IO[15:0]	Data bus	
ADV#	I	ALE	Address Latch Enable	
OE#	1	RE#	Read Enable	
WE#	1	WE#	Write Enable	
INT#	0	INT#	Interrupt Request	
DRQ#	0	DRQ#	DMA Request	
DACK#	I	DACK#	DMA Acknowledgement	

Table 11-6. Pnand Pin Descriptions

Pin	Descriptions
CS#	Chip Select Chip select pin is used to select Astoria's P-port. When PN_CS# is High, device does not go into Standby state. WAKEUP pin must be used to place Astoria in Standby.
CLE	Command Latch Enable PN_CLE along with PN_ALE signal is used to distinguish between command, address and data on PN_IO pins.
R/B#	Ready The PN_Ready signal when High, indicates that Astoria has data ready for reading in endpoint buffer(s) and/or Astoria has an empty buf- fer(s) ready for writing to endpoints. The processor is allowed to access Astoria's registers irrespective of the state of PN_Ready pin. Astoria's endpoint buffers may be accessed only when Astoria's PN_Ready pin is asserted.
WP#	Write Protect
SBDnLBD	Selects Nand flash interface type; Small Block Device (SBD) type (1) or Large Block Device (LBD) type (0).
IO[15:0]	PN_IO[7:0] pins are used to transfer command and address to Astoria's P-port. PN_IO[7:0] pins are used to transfer data to and from Astoria's P-port when Pnand-interface width is 8-bits. PN_IO[15:0] pins are used to transfer data to and from Astoria's P-port when Pnand-interface width is 16-bits.
ALE	This signal along with CLE is used to differentiate between command, address and data on PN_IO pins.
RE#	Read Enable The RE# input is the serial data-out control, and when active drives the data onto the IO bus. Data is valid tREA after the falling edge of RE# which also increments the internal column address counter by one.
WE#	Write Enable Command, Address and Data on PN_IO pins are latched on the rising edge of WE# pin.
INT#	Indicates that an interrupt event has occurred. The Processor must read the P-port Interrupt register to determine the cause of the interrupt.



11.1.6.1 Pseudo NAND (PNAND) Configuration Registers Summary

The following tables summarize the configuration and control registers for PNAND interface.

PNAND Status Mask Register

This register is used to mask the INT and DRQ status bit.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'D9				DRQ_Mask	INT_Mask					RW : 0
	STATUS_	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit	Access : Reset
	MASK									R:0

Bit 5: DRQ_Mask. Mask bit for DRQ Status bit. When DRQ_Mask is disabled, DRQ status is reported as zero in response to a Read Status command.

0: Disable DRQ Status bit

1: Enable DRQ Status bit

Bit 4: INT_Mask. Mask Interrupt Status bit. When INT_Mask is disabled, INT status is reported as zero in response to a Read Status command.

0:Disable Interrupt Status bit

1:Enable Interrupt Status bit

Reserved bits are grayed out.

PNAND Interface Configuration Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
	REG_PNA	EPA_BIT_POS		EPA_BYTE_POS RA_COUNT		SBDnLBD	IOWIDTH	RW : 0		
	NDBit 15 Bit 14		Bit 14	Bit 13	Bit 12	2 Bit 11 Bit 10		Bit 9	Bit 8	Access : Reset
								FORCE_EP2RSM	EN_LNA	RW : 0

Bit 9: FORCE_EP2RSM. FORCE_EP2RSM forces REG_READY_MASK to enable EP2 endpoint status when page-read and page-program nand commands are issued to logical nand address space. Block erase and Reset commands always cause the REG_READY_MASK to be forced to enable EP2 endpoint status. This configuration bit is relevant only when ENABLE_LNA is set to '1'.

0: Disable REG_READY_MASK EP2 status

1: Enable REG_READY_MASK EP2 status

Bit 8: EN_LNA. This bit enables Logical Nand Address space. This mode reserves endpoint EP2 for logical nand emulation. Firmware must allocate appropriate buffers to EP2 for logical nand emulation.

0: PNAND Interface Mode

1: Logical NAND Emulation Mode

Bit 7:6: EPA_BIT_POS. This field specifies the lsb position of the 5-bit EPA field on the row address byte.

00: bit 0 (Default value on hardware reset)

01: bit 1

10: bit 2

11: bit 3



Bit 5:4: EPA_BYTE_POS. This field specifies the row address cycle where the endpoint buffer address field is located. This is applicable for both small and large block nand devices emulation.

- 00: First row address cycle (Default value on hardware reset)
- 01: Second row address cycle
- 10: Third Row address cycle
- 11: Fourth row address cycle

Bit 3:2: RA_COUNT. This value determines specifies the number of row-address bytes to be specified in page-read, pageprogram and block erase commands for small and large block devices.

- 00: 3 cycles (Default value on hardware reset)
- 01: 4 cycles
- 10: Reserved
- 11: Reserved

Bit 1: SBDnLBD. In Small block device mode, the second command cycle for Page-read command is not expected. After RA_COUNT row-address cycles are received the ready-status bit is cleared for the corresponding endpoint.

- 0: Large block device mode
- 1: Small block device mode

Bit 0: IOWIDTH. In Pnand configuration, the P-port comes up on hardware reset with data-bus width of 8-bits. Address and commands are transferred on the lower 8-pins irrespective of IOWIDTH configuration.

- 0: 8-bit interface (Default value on hardware reset)
- 1: 16-bit interface

PNAND Ready Status Register

The REG READY register indicates if data is ready for reading or if free buffer is ready for write operation.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'DB	REG_	EP7RS	EP6RS	EP5RS	EP4RS	EP3RS	EP2RS			R : 0
	READY	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
		EP15RS	EP14RS	EP13RS	EP12RS	EP11RS	EP10RS	EP9RS	EP8RS	R:0

Bit 15: EP15RS. Endpoint 15 Ready Status

0: Endpoint 15 Busy

1: Endpoint 15 Ready

Bit 14: EP14RS. Endpoint 14 Ready Status

- 0: Endpoint 14 Busy
- 1: Endpoint 14 Ready

Bit 13: EP13RS. Endpoint 13 Ready Status

- 0: Endpoint 13 Busy
- 1: Endpoint 13 Ready



Bit 12: EP12RS. Endpoint 12 Ready Status

0: Endpoint 12 Busy

1: Endpoint 12 Ready

Bit 11: EP11RS. Endpoint 11 Ready Status

- 0: Endpoint 11 Busy
- 1: Endpoint 11 Ready

Bit 10: EP10RS. Endpoint 10 Ready Status

- 0: Endpoint 10 Busy
- 1: Endpoint 10 Ready

Bit 9: EP9RS. Endpoint 9 Ready Status

- 0: Endpoint 9 Busy
- 1: Endpoint 9 Ready

Bit 8: EP8RS. Endpoint 8 Ready Status

- 0: Endpoint 8 Busy
- 1: Endpoint 8 Ready

Bit 7: EP7RS. Endpoint 7 Ready Status

- 0: Endpoint 7 Busy
- 1: Endpoint 7 Ready

Bit 6: EP6RS. Endpoint 6 Ready Status

- 0: Endpoint 6 Busy
- 1: Endpoint 6 Ready

Bit 5: EP5RS. Endpoint 5 Ready Status

- 0: Endpoint 5 Busy
- 1: Endpoint 5 Ready

Bit 4: EP4RS. Endpoint 4 Ready Status

- 0: Endpoint 4 Busy
- 1: Endpoint 4 Ready
- Bit 3: EP3RS. Endpoint 3 Ready Status
- 0: Endpoint 3 Busy
- 1: Endpoint 3 Ready

Bit 2: EP2RS. Endpoint 2 Ready Status

- 0: Endpoint 2 Busy
- 1: Endpoint 2 Ready



PNAND Ready Status Mask Register

The REG_READY_MASK register along with REG_READY register determines the state of PN_RB# output signal.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'DC	REG_	EP7RSM	EP6RSM	EP5RSM	EP4RSM	EP3RSM	EP2RSM			RW : 0
	READY_ MASK	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	MAGA	EP15RSM	EP14RSM	EP13RSM	EP12RSM	EP11RSM	EP10RSM	EP9RSM	EP8RSM	RW : 0

Bit 15: EP15RSM. Endpoint 15 Ready Status Mask

- 0: Disable Endpoint 15 Ready Status
- 1: Enable Endpoint 15 Ready Status

Bit 14: EP14RSM. Endpoint 14 Ready Status Mask

- 0: Disable Endpoint 14 Ready Status
- 1: Enable Endpoint 14 Ready Status

Bit 13: EP13RSM. Endpoint 13 Ready Status Mask

- 0: Disable Endpoint 13 Ready Status
- 1: Enable Endpoint 13 Ready Status

Bit 12: EP12RSM. Endpoint 12 Ready Status Mask

- 0: Disable Endpoint 12 Ready Status
- 1: Enable Endpoint 12 Ready Status

Bit 11: EP11RSM. Endpoint 11 Ready Status Mask

- 0: Disable Endpoint 11 Ready Status
- 1: Enable Endpoint 11 Ready Status

Bit 10: EP10RSM. Endpoint 10 Ready Status Mask

- 0: Disable Endpoint 10 Ready Status
- 1: Enable Endpoint 10 Ready Status

Bit 9: EP9RSM. Endpoint 9 Ready Status Mask

- 0: Disable Endpoint 9 Ready Status
- 1: Enable Endpoint 9 Ready Status

Bit 8: EP8RSM. Endpoint 8 Ready Status Mask

- 0: Disable Endpoint 8 Ready Status
- 1: Enable Endpoint 8 Ready Status
- Bit 7: EP7RSM. Endpoint 7 Ready Status Mask
- 0: Disable Endpoint 7 Ready Status
- 1: Enable Endpoint 7 Ready Status



Bit 6: EP6RSM. Endpoint 6 Ready Status Mask

- 0: Disable Endpoint 6 Ready Status
- 1: Enable Endpoint 6 Ready Status

Bit 5: EP5RSM. Endpoint 5 Ready Status Mask

0: Disable Endpoint 5 Ready Status

1: Enable Endpoint 5 Ready Status

Bit 4: EP4RSM. Endpoint 4 Ready Status Mask

- 0: Disable Endpoint 4 Ready Status
- 1: Enable Endpoint 4 Ready Status

Bit 3: EP3RSM. Endpoint 3 Ready Status Mask

- 0: Disable Endpoint 3 Ready Status
- 1: Enable Endpoint 3 Ready Status

Bit 2: EP2RSM. Endpoint 2 Ready Status Mask

- 0: Disable Endpoint 2 Ready Status
- 1: Enable Endpoint 2 Ready Status

PNAND ROW Address Mask0 Register

This register is used to mask the ROW address byte 1 and byte 0.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'DD	PNAND_ RAB0									
	RA_ MASK0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	REG				RAB1				RW : 0	

Bit 15:8: RAB1. Holds the ROW address mask for ROW address Byte 1.

Bit 7:0: RAB0. Holds the ROW address mask for ROW address Byte 0.

PNAND ROW Address Mask1 Register

This register is used to mask the ROW address byte 3 and byte 2.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset	
	PNAND_	RAB2									
	RA_ MASK1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset	
	REG		RW : 0								

Bit 15:8: RAB3. Holds the ROW address mask for ROW address Byte 3.

Bit 7:0: RAB2. Holds the ROW address mask for ROW address Byte 2



PNAND ROW Address Value0 Register

This register is used to hold for ROW address byte 1 and byte 0.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset	
x'DF	PNAND_ RAVB0									RW : 0	
	RA_ VALUE0									Access : Reset	
	REG		RAVB1								

Bit 15:8: RAVB0. Holds value for ROW address Byte 1

Bit 7:0: RAVB1. Holds value for ROW address Byte 0

PNAND ROW Address Value1 Register

This register is used to hold for ROW address byte 3 and byte 2.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset	
x'E0	PNAND_	RAVBO									
	RA_ VALUE1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset	
	REG		RW : 0								

Bit 15:8: RAVB0. Holds value for ROW address Byte 3.

Bit 7:0: RAVB1. Holds value for ROW address Byte 2.

PNAND Alternate Read Register

Two alternate first command cycle values for page-read command are programmed in this register. These alternate command codes are valid (that is, recognized by hardware) only if corresponding alternate-command valid-bit is set in REG ALT CMDVAL register. This is applicable for large block devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset	
x'E1	PNAND_	-									
	ALT_ READ	LT Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8									
	REG ARD2										

Bit 15:8: ARD2. Holds second Alternate first command cycle value for page-read command.

Bit 7:0: ARD1. Holds first Alternate first command cycle value for page-read command.

PNAND Alternate Program Register

Two alternate first command cycle values for page-program command are programmed in this register. These alternate command codes are valid (that is, recognized by hardware) only if corresponding alternate-command valid-bit is set in REG ALT CMDVAL register. This is applicable for large block devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset	
x'E2	PNAND_	-									
	ALT_ PROG	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset	
	REG		RW : 0								

Bit 15:8: APROG2. Holds second Alternate first command cycle value for page-program command.

Bit 7:0: APROG1. Holds first Alternate first command cycle value for page-program command.



11.1.7 PI2C and PSPI Interface

11.1.7.1 PI2C Mode (Available on ADM, PNAND, and PSPI Modes)

A brief description of the PI2C Mode functionality is detailed here. For more details, refer chapter 13 of the EZ-USB TRM.

The PI2C bus controller uses the SCL (Serial Clock) and SDA (Serial Data) pins, and performs two functions:

- General purpose interfacing to PI2C peripherals
- Boot loading from a serial EEPROM

The bus frequency defaults to approximately 100 kHz for compatibility, and it can be configured to run at 400 kHz for devices that support the higher speed.

When Astoria is taken out of reset, it checks for the presence of an EEPROM on the PI2C bus. If an EEPROM is detected, the loader reads the first EEPROM byte to determine how to enumerate.

The functionality in Astoria is supported by the following method:

If an EEPROM containing firmware is attached to the PI2C bus, the firmware is automatically loaded from the EEPROM into the program RAM. The CPU is then taken out of reset to execute this boot-loaded code. In this case, the VID/PID/DID values are encapsulated in the firmware The EEPROM must contain the value 0xC2 in its first byte to indicate this mode to Astoria, so this mode is called a "C2 Load".

11.1.7.2 PSPI Mode

The PSPI module allows a full duplex, synchronous, serial communication between the processor and Astoria. The interface signal names and function are:

- MISO Master In, Slave Out data line
- MOSI Master Out, Slave In data line
- SCK Serial Clock
- SS Slave Select, active low

Data is transferred by means of an 8-bit shift register, and so it must be noted that the basic unit of data for the PSPI interface is 8 bits.

The following figure gives an overview of the connections and functions of the interface. There are configuration registers which are typically used to control various aspects of the operation, but these are not included in the figure for clarity.




Figure 11-3. Full Duplex Master Slave PSPI Configuration

The typical operation of the PSPI interface follows:

- The Astoria PSPI interface in P-port is slave mode.
- The maximum operating frequency of the PSPI interface is 26 MHz.



- The Astoria PSPI interface also supports a custom designed protocol for interaction with the Astoria P-port EP buffers and registers. This 4-byte "Header" based scheme allows specifying the source/destination EP or register address along with the size of the data transfer. This scheme provides a much more efficient method of transfer of larger data payloads, therefore meeting the throughput requirements of the application.
- Astoria in P-port can be programmed as sync or async mode. It must be noted that the PSPI interface does not operate when the P-port is configured as a synchronous interface.

PSPI Protocol

The PSPI protocol uses header information at the start of each transaction to determine the following:

- Direction of data transfer (that is, whether the user is reading from or writing to Astoria).
- Number of data bytes to be transferred.
- Source or destination address of data being transferred.

The following assumptions are made:

- Direction can be indicated by a single bit (for example, 1 = write, 0 = read).
- Count is given a nominal max byte count of 2¹3, that is, 8K bytes.
- A 16-bit address is used.
- P-port registers are 16-bit and it is assumed that the basic unit of data is 16-bit also.

This leads to the header scheme shown in the following figure.

Figure 11-4. Header Scheme for Use with Astoria - Processor Protocol over PSPI

HEADER IN					-				
	4	DATA PACKET		BYTE3	BYTE2		BYTE1	BYTE0	
	`				•		۰ 		
	DATAn[7:0]		DATA0[7:0]	COUNT[7:0]	COUNT[14:8]	R/W#	ADDR_L[7:0]	ADDR_H[7:0]	

1. Typical Operation

A typical register access in the PSPI interface:

- a. Header information is compiled in the following method: specify register address to be read or written to; R#/W set to match operation; Count set to 2 (2 bytes per register access)
- b. Send the Header.
- c. If writing to the register, follow the header with the data to be written.
- d. If reading the register, then the register contents are the 2 bytes immediately following the header.

A typical EP access in the PSPI interface:

- e. Header Address must be specified as the EP address to be read or written to.
- f. Header R#/W must be set to match the desired operation.
- g. Header Count must be set to match the number of bytes to be transferred.
- h. Send the Header.
- i. If writing to the EP, then follow the header with the data to be written.
- j. If reading the EP, then the EP contents are the bytes immediately following the header.
- 2. Endian Control

Endian configuration remains under the control of the P-port register (P0_ENDIAN_L/H). No byte swapping is performed within the PSPI block. Data is deserialized as shown in Figure 11-5.






Figure 11-5. Endian Control Using PSPI Interface

3. Echo Sequence

In the event that the processor and PSPI interface fall out of sync either through user error¹ or some other event, then a mechanism to "retrain" the PSPI interface is provided. Astoria provides an Echo Sequence Scheme which operates in the following method:

- a. If the special Echo Sequence Character is captured as Header Byte 1, then the Astoria PSPI module passes four bytes of the same character back to the Processor. Astoria immediately returns to wait for new Header information.
- b. The Echo Character is programmable through the SPI ECHOCHAR register. The reset value of this register is 07 hex.
- c. As a result, if the Processor loses sync with Astoria and then repeatedly sends four bytes of the echo character, it eventually places the echo character in Header 1 and triggers the generation of the echo character sequence by Astoria.
- d. It is recommended to use four echo character bytes because this covers all possible offsets of location within the Header.
- e. It is also recommended to send the four bytes at a time rather than a continuous stream of echo characters. This allows the Processor to determine whether an echo sequence has been generated by Astoria.
- f. After the Processor captures the fourth byte of the echo sequence from Astoria, it knows the PSPI is back in sync and can then send a new Header for the next transaction.
- 4. Interrupting an EP access

The Header protocol supports the scenario whereby the Processor can stop accessing an EP, switch over to make a register read or write, and then complete the access to the EP.

The one proviso is that the processor must know up front that this may be necessary. For example, if the register access is designed to allow interrupt servicing (for example, determining the cause of an interrupt generated on PINT) while the Processor is performing a large data transfer, then the processor must schedule such an access.

It is not possible for the processor to specify the COUNT value of the full transfer, stop half way through to perform a register access, and return to the EP. The Header protocol does not support such flexibility. Instead, the processor must split the access in two (or more), specify a small COUNT value, and check the status of interrupts at the breakpoint. When the processor wishes to complete the transaction, the COUNT must be re-specified as the remainder value.

5. Odd Packet Support

Odd packet support is provided in the PSPI interface. It is possible to read and write odd numbers of bytes and the PSPI module transfers data accordingly. The following points must be noted:

a. The Processor is going to write an odd number of bytes, the COUNT value must correspond to the odd number, and the PSPI module "stuffs" the final byte with zeros to form a 16-bit word before it is written, that is, {final byte, 8'b0}.

^{1.} For example, by programming the wrong count value in the Header.



b. If the Processor reads an odd number of bytes, the COUNT value in the Header must correspond to the odd number, and the PSPI module transmits the odd number of bytes to the processor. The last odd byte is taken as the upper byte of the 16-bit word read from the EP/Register.

11.1.8 Switching the P-Port from Asynchronous Mode to Synchronous Mode

After reset, the P-port of Astoria is in asynchronous mode. If the Processor needs to switch the P-port from asynchronous to synchronous mode, configuration of the P-port for synchronous mode is required after the selection of Endian mode (the second access). The following procedure shows how to configure the Astoria P-port for synchronous mode:

- 1. After RESET# deasserts, the Processor selects the Endian type in asynchronous mode (Astoria is in asynchronous mode by default).
- 2. The Processor set the IFMODE field to '1' in the P-port Interface Configuration Register to select the synchronous mode.
- 3. The Processor configures its bus interface to synchronous mode.
- 4. The Processor waits for 150 ns for Astoria to complete the switching from asynchronous to synchronous mode.
- 5. The Processor can now configure the rest of the configuration registers in Astoria and download the firmware to the Astoria Program RAM in synchronous mode.

Note Astoria does not allow dynamic switching between the asynchronous and synchronous mode. ADV# is required to pull low in PCRAM synchronous and SRAM asynchronous modes.

11.1.9 Port Interface Configuration Register

Bit field definitions are provided in P-port Interface Configuration Register.

11.1.10 AC Timing Parameters

All AC timing parameters must refer to Astoria datasheet for the latest update.

11.1.10.1 Pseudo CRAM Non Multiplexing Asynchronous Mode

This pattern in the following timing diagrams represents "Don't Care"

* Refer to the Astoria datasheet for the latest timing parameters

Table 11-7	Non Multiplexing	Asynchronous Psoudo	CRAM Mode Timing Parameters	
	Non wullplexing	Asynchionous Eseuuc	CRAM Mode Timing Parameters	

Parameter	Description	Min	Max	Unit			
Read Timing Parame	Read Timing Parameters						
	Interface Bandwidth (MBps)		66.7	MBps			
tAA	Address to Data Valid		30	ns			
tOH	Data Output Hold from Address Change	3		ns			
tEA	Chip enable access time		30	ns			
tAADV	ADV# to Data Valid Access Time		30	ns			
tAVS	Address Valid to ADV# HIGH	5		ns			
tAVH	ADV# HIGH to Address Hold	2 ^[2]		ns			
tCVS	CE# LOW setup time to ADV# HIGH	5		ns			
tVPH	ADV# HIGH Time	15 ^[1]		ns			
tVP	ADV# pulse width LOW	7.5		ns			
tOE	OE# LOW to Data Valid		22.5	ns			
tOLZ	OE# LOW to Low-Z	3		ns			
tOHZ	OE# HIGH to High-Z	0	22.5	ns			
tLZ	CE# LOW to Low-Z	3		ns			
tHZ	CE# HIGH to High-Z		22.5	ns			
Write Timing Parame	eters						
tCW	CE# LOW to Write End	30		ns			



Parameter	Description	Min	Max	Unit
tAW	Address Valid to Write End	30		ns
tAS	Address and ADV# Setup to Write Start	0		ns
tADVS	ADV# Setup to Write Start	0		ns
tWP	WE# Pulse Width	22		ns
tWPH	WE# HIGH Time	10		ns
tCPH	CE# HIGH Time	10		
tAVS	Address Valid to ADV# HIGH	5		ns
tAVH	ADV# HIGH to Address Hold	2 ^[2]		ns
tCVS	CE# LOW setup time to ADV# HIGH	5		ns
tVPH	ADV# HIGH Time	15 ^[1]		ns
tVP	ADV# pulse width LOW	7.5		ns
tVS	ADV# LOW to End of Write	30		ns
tDW	Data Setup to Write End	18		ns
tDH	Data Hold from Write End	0		ns
tWHZ	Write to DQ HIGH-Z Output		22.5	ns
tOW	End of write to Low-Z output	3		ns

Table 11-7. Non Multiplexing Asynchronous Pseudo CRAM Mode Timing Parameters (continued)

Notes

1. In applications where access cycle time is at lease 60 ns, tVPH can be relaxed to 12 ns.

2. In applications where back-to-back accesses are not performed on different endpoint addresses, the minimum tAVH spec can be relaxed to 0 ns.




Figure 11-6. Non Multiplexing Asynchronous Pseudo CRAM Mode Single Read Timing Parameters









Figure 11-7. Non Multiplexing Asynchronous Pseudo CRAM Mode Back-to-Back Read Timing Parameters


Figure 11-8. Non Multiplexing Asynchronous Pseudo CRAM Mode Back-to-Back Write Timing Parameters
















11.1.10.2 Pseudo CRAM Address Data Multiplexing Asynchronous Mode

See the Astoria datasheet for the latest timing parameters

Parameter	Description	Min	Max	Unit
Read Timing Parame	eters			-
	Interface Bandwidth (MBps)		50	MBps
tAA	Address to Data Valid		30	ns
tEA	Chip enable access time		30	ns
tAADV	ADV# to Data Valid Access Time		30	ns
tAVS	Address Valid to ADV# HIGH	5		ns
tAVH	ADV# HIGH to Address Hold	2		ns
tCVS	CE# LOW setup time to ADV# HIGH	5		ns
tVPH	ADV# HIGH Time	15		ns
tVP	ADV# pulse width LOW	7.5		ns
tAVDOE	ADV# HIGH to OE# LOW	0		ns
tOE	OE# LOW to Data Valid		22.5	ns
tOLZ	OE# LOW to Low-Z	3		ns
tOHZ	OE# HIGH to High-Z		22.5	ns
tLZ	CE# LOW to Low-Z	3		ns
tHZ	CE# HIGH to High-Z		22.5	Ns
Write Timing Param	leters			
tCW	CE# LOW to Write End	30		ns
tAW	Address Valid to Write End	30		ns
tAVDWE	ADV# HIGH to Write Start	0		ns
tWP	WE# Pulse Width	22		ns
tAVS	Address Valid to ADV# HIGH	5		ns
tAVH	ADV# HIGH to Address Hold	2		ns
tCVS	CE# LOW setup time to ADV# HIGH	5		ns
tVPH	ADV# HIGH Time	15		ns
tVP	ADV# pulse width LOW	7.5		ns
tVS	ADV# LOW to end of Write	30		ns
tDS	Data Setup to Write End	18		ns
tDH	Data Hold from Write End	0		ns

Table 11-8. Address Data Multiplexing Asynchronous Pseudo CRAM Mode Timing Parameters







Figure 11-11. Address Data Multiplexing Asynchronous Pseudo CRAM Single Read Timing Parameters

Figure 11-12. Address Data Multiplexing Asynchronous Pseudo CRAM Single Write Timing Parameters






11.1.10.3 Non Multiplexing Synchronous Mode

See the Astoria datasheet for the latest timing parameters.

Table 11-9	Non Multiplexing	Synchronous	Mode Parameters
	Non manupicking	Cynonionous	


Parameter	Description	Min	Мах	Unit
FREQ	Interface clock frequency		33	MHz
tCLK	Clock period	30		ns
tCLKH	Clock high time	12		ns
tCLKL	Clock low time	12		ns
tWH	Address Hold Time (write to the register) for the first time that Processor configures the P-port from non-ADM Asynchronous Mode to non-ADM Synchronous Mode	0		ns
tS	CE#/R/W#/ADDR Setup time	7.5		ns
tH	CE#/R/W#/ADDR Hold time	1.5		ns
tCO	Clock to valid data		18	ns
tOH	Clock to data hold time	2		ns
tOLZ	OE# LOW to data low-Z	3		ns
tOHZ	OE# HIGH to data high-Z		22.5	ns
tOE	OE# LOW to Data Valid		22.5	ns
tCKHZ	Clock to data high-Z		18	ns
tCKLZ	Clock to data low-Z	3		ns

Figure 11-13. Non Multiplexing Synchronous Mode Write Timing Parameters





<u>Note:</u> - Assumes previous cycle had CE# deselected - OE# is don't care during write operations











- Assumes previous several cycles were Read






Figure 11-16. Non Multiplexing Synchronous Mode Read to Write (OE# Controlled) Timing Parameters

Note: - Assumes previous several cycles were Read

- (Ax) and (Ax+1) cycles are turnaround. (Ax+1) operation does not cross pipeline.




Figure 11-17. Non Multiplexing Synchronous Mode Read to Write (OE# fixed LOW) Timing Parameters

Note:

- Assumes previous several cycles were Read

- In this scenario, OE# is held LOW

- (Ax) and (Ax+1) cycles are turnaround. (Ax+1) operation does not cross pipeline.

- No operation is performed during the Ax+2 cycle (true turnaround operation)






Figure 11-18. Non Multiplexing Synchronous Mode Write to Read Timing Parameters

11.1.10.4 Address Data Multiplexing Synchronous Pseudo CRAM Mode

See the Astoria datasheet for the latest timing parameters.

Parameter	Description	Min	Max	Unit
FREQ	Interface clock frequency		33	MHz
tAVH	Address hold time (write to the register) for the first time that Processor configure the P-port Astoria from ADM Async mode to ADM Sync mode	2		ns
tCLK	Clock period	30		ns
tCLKH	Clock high time	12		ns
tCLKL	Clock low time	12		ns
tS	CE#/WE#/DQ Setup time	7.5		ns
tH	CE#/WE#/DQ Hold time	1.5		ns
tCO	Clock to valid data		18	ns
tOH	Clock to data hold time	2		ns
tAVDOE	ADV# HIGH to OE# LOW	0		ns
tAVDWE	ADV# HIGH to WE# LOW	0		ns
tHZ	CE# HIGH to data high-Z		22.5	ns
tOHZ	OE# HIGH to data high-Z		22.5	ns
tOLZ	OE# LOW to data low-Z	3		ns
tOE	OE# LOW to data valid		22.5	ns

Table 11 10	Address Date		Currenterenerue	Mada Daramatara
	Address Data	wulliplexing	Synchronous	Mode Parameters








Figure 11-19. Address Data Multiplexing Synchronous Mode Burst Read Timing Parameters (Burst of 4 with latency=2, WE#=High)

* tAVH is the ADM address hold time (write to the register) for the first time that Processor configure the P-Port Astoria from ADM Async mode to ADM Sync mode





* tAVH is the ADM address hold time (write to the register) for the first time that Processor configure the P-Port Astoria from ADM Async mode to ADM Sync mode



11.1.10.5 Non Multiplexing Asynchronous SRAM Mode

* See the Astoria datasheet for the latest timing parameters.

Parameter	Description	Min	Мах	Unit
Read Timing Parameters	-			-
	Interface Bandwidth (MBPS)		66.7	MBPS
tRC	Read Cycle Time	30		ns
tAA	Address to Data Valid		30	ns
tOH	Data Output Hold from Address Change	3		ns
tEA	Chip enable access time		30	ns
tOE	OE# LOW to Data Valid		22.5	ns
tOLZ	OE# LOW to Low-Z	3		ns
tOHZ	OE# HIGH to High-Z	0	22.5	ns
tLZ	CE# LOW to Low-Z	3		ns
tHZ	CE# HIGH to High-Z		22.5	ns
Write Timing Parameters				
ttWC	Write Cycle Time	30		ns
tCW	CE# LOW to Write End	30		ns
tAW	Address Valid to Write End	30		ns
tAS	Address Setup to Write Start	0		ns
tAH	Address Hold time from WE# or CE# End for PCRAM to SRAM change (Astoria is default in PCRAM mode after RESET. This timing is the requirement for the first time to access the P-port Interface Configuration Register to change Astoria to PSRAM mode)	2		ns
	Address Hold time from WE# or CE# End for PSRAM mode.	0		ns
tWP	WE# Pulse Width	22		ns
tWPH	WE# HIGH Time	10		ns
tCPH	CE# HIGH Time	10		
tDS	Data Setup to Write End	18		ns
tDH	Data Hold from Write End	0		ns
tWHZ	Write to DQ HIGH-Z Output		22.5	ns
tOW	End of write to Low-Z output	3		ns
tDPW	DRQ# Pulse Width	110		ns

Table 11-11. Non Multiplexing Asynchronous SRAM Mode Parameters




Figure 11-21. Non Multiplexing Asynchronous SRAM Read Timing


ADDRESS


Endpoint Read – Address Transition Controlled Timing (OE# is asserted)

OE# Controlled Timing









Write Cycle 1 WE# Controlled, OE# High During Write

Write Cycle 2 CE# Controlled, OE# High During Write







Figure 11-23. Non Multiplexing Asynchronous SRAM Write Timing (WE# Controlled, OE# Low)



Write Cycle 3 WE# Controlled. OE# Low

11.1.10.6 Pseudo NAND (PNAND) mode

Note The number of ROW addresses show in the timing diagrams is based on the default value of 3 row address cycles. This number of cycles is configurable through settings in PNAND_CFG register.

See the Astoria datasheet for the latest timing parameters.

Parameter	Descript	tion	Min	Мах	Unit
		Non LNA mode Register Write	100		ns
tADL	Address to Data Loading Time	Non LNA mode EP Write	100		ns
tADL tALH tALS tAR tBERS tCEA tCH tCHZ tCLH		LNA mode	450		ns
tALH	ALE Hold time		5		ns
tALS	ALE Setup time		15		ns
tAR	ALE to RE# Delay		10		ns
tBERS	Block Erase Time		Depends on MCL	I/S-Port NAND	ns
tCEA	CE# Access time			24	ns
tCH	CE# Hold time		5		ns
tCHZ	CE# high to output HI-Z			40	ns
tCLH	CLE Hold time		5		ns
tCLR	CLE to RE# delay		10		ns
tCLS	CLE Setup time		15		ns
tCS	CE# Setup time		20		ns
tDH	Data Hold time		5		ns
tDS	Data Setup time		15		ns
tOH	Data Output Hold time		15		ns
	Program time for LNA mode		Depends on MCL	J/S-Port NAND	ns
tPROG	Program time for register write in	non LNA	130		ns
	Program time for EP write in nor	LNA mode	130		ns

Table 11-12. PNAND Mode Parameters (From the Samsung SLC NAND datasheet)




Parameter	Description	Min	Max	Unit
	Busy duration during non LNA register read using page- read	130		ns
tR	Busy duration during non LNA EP page-read	130		ns
	Busy duration during LNA Page Read (SBD/LBD)	Depends on MCL	I/S-Port NAND	ns
100	Read Cycle Time (VFBGA Package)	30		ns
tRC	Read Cycle Time (WLCSP Package)	33		ns
	RE# for Register Access time		24	ns
tREA	RE# for EP Access time		24	ns
tREH	RE# high hold time	10		ns
tRHW	RE# high to WE# low	40		ns
tRHZ	RE# high to output HI-Z		40	ns
tRP	RE# pulse Width	15		ns
tRR	Ready to RE# Low	20		ns
tRST	Device reset Time	Depends on MCL	I/S-Port NAND	us
tWB	WE# high to Busy		100	ns
	Write Cycle time (VFBGA Package)	30		ns
tWC	Write Cycle time (WLCSP Package)	33		ns
tWH	WE# high Hold time	10		ns
	WE# high to RE# low in Non LNA mode	30	/S-Port NAND 24 24 40 /S-Port NAND	ns
tWHR	WE# high to RE# low in LNA mode	450		ns
tWP	WE# pulse width	15		ns

T 1 1 44 40			<i>/ // n</i>
Table 11-12.	PNAND Mode Parameters	(From the Samsung SLC NAND datasheet)	(continued)

Note tADL is the time from the WE# rising edge of final address cycle to WE# rising edge of first data cycle.

Figure 11-24. PNAND Mode Command Latch Cycle










Figure 11-25. PNAND Mode Address Latch Cycle












Figure 11-27. PNAND Mode Serial Access Cycle After Read























Figure 11-31. PNAND Mode LBD Random Data Operation (CASDO)










Figure 11-33. PNAND Mode LBD Read Operation (With CE# Don't Care)






Figure 11-34. PNAND Mode SBD Read Operation (With CE# Don't Care)






Figure 11-35. PNAND Mode LBD Page Program Operation

Note: tADL is the time from WE rising edge of final address cycle to the WE rising edge of first data cycle







Figure 11-36. PNAND mode SBD Page Program Operation

Figure 11-37. PNAND Mode LBD Page Program Operation with Random Data Input (CASDI)



*Random Programming (CASDI) to endpoint is only supported during logical NAND emulation (LNA mode) of LBD device. Partial page programming is not supported






Figure 11-38. PNAND Mode Register Write Using CASDI for 8-Bit

R/B#

* This timing diagram shows the 8-bit register write. For 16-bit register write, DIN2 should not be available






Figure 11-39. PNAND Mode LBD Page Program Operation (With CE# Don't Care)









Figure 11-40. PNAND Mode SBD Page Program Operation (With CE# Don't Care)










Note: The multi-block erase can support up to 4 blocks erase







Byte 0 – Byte 5 are the values of registers of PNAD_RD_ID0 to PNAND_RD_ID5.






Figure 11-44. PNAND Mode Read ID2 Operation








11.1.10.7 PSPI and PI2C Interface

* Refer to the Astoria datasheet for the latest timing parameters.

Ormehal	Becovintion	Specif	Unite	
Symbol	Description	Min	Max	Units
f _{OP}	Operating Frequency		26	MHz
t _{CYC}	Cycle time	38.5		ns
t _{Lead}	Enable lead time	19.23		t _{CYC}
t _{Lag}	Enable lag time	19.23		t _{CYC}
t _{scкн}	Clock high time	17.33		ns
t _{SCKL}	Clock low time	17.33		ns
t _{SU}	Data setup time (inputs)		7	ns
t _H	Data hold time (inputs)		7	ns
t _V	Data valid time, after enable edge		18	ns
t _{HO}	Data hold time, after enable edge		0	ns







Note Not defined but normal MSB of character just received

Table 11-14.	PI2C Interface	Standard Mode Parameters

Demonster	Description	Specif	Unite	
Parameter	Description	Min	Max	Units
F	Operating Frequency		82	KHz
tBUF	Bus Free time between stop and start condition	4.7	-	μs
tHD: STA	Hold time after (Repeated) Start condition. After this period, the first clock is generated	4.0	-	μs
tSU: STA	Repeated Start condition setup time 4.7 -			
tSU: STO	Stop Condition setup time	4.0		μs
tHD: DAT	Data Hold time	0	-	ns
tSU: DAT	Data setup time	250	-	ns
tTIMEOUT	Detect clock low timeout	NA	NA	ms
tLOW	Clock low period	4.7	-	μs
tHIGH	Clock high period	4.0	-	μs
tLOW: SEXT	Cumulative clock low extend time (slave device)	NA	NA	ms
t _r	Rise time		1000	ns
t _f	Fall time		300	ns


Table 11-15. PI2C Interface Fast Mode Parameters


Demonster	Description	Specif	Unite	
Parameter	Description	Min	Мах	Units
F	Operating Frequency		312	KHz
tBUF	Bus Free time between stop and start condition	1.3	-	μs
tHD: STA	Hold time after (Repeated) Start condition. After this period, the first clock is generated	0.6	-	μs
tSU: STA	Repeated Start condition setup time	0.6	-	μs
tSU: STO	Stop Condition setup time	0.6		μs
tHD: DAT	Data Hold time	0	0.9	ns
tSU: DAT	Data setup time	100	-	ns
tTIMEOUT	Detect clock low timeout	NA	NA	ms
tLOW	Clock low period	1.3	-	μs



Parameter	Description	Specif	Lin:ita	
	Description	Min	Мах	Units
tHIGH	Clock high period	0.6	-	μs
tLOW: SEXT	Cumulative clock low extend time (slave device)	NA	NA	ms
t _r	Rise time		300	ns
t _f	Fall time		300	ns

Table 11-15. PI2C Interface Fast Mode Parameters (continued)





11.1.10.8 Other P-Port Timings

DRQ# Min Pulse Width (tDPW): The minimum duration that DRQ# is deasserted following a DRQ acknowledgement (clear of DMAVAL) is 110 ns in Async mode, or 5 P-port clock (CLK) cycles in Sync mode.

Same Register Write-to-Read Holdoff (tWRHO): A read of a particular register must wait for a holdoff period following a write operation to that same register address. This ensures that valid updated data is read. In Async mode, this holdoff time is 150 ns. In Sync mode, this holdoff time is 7 P-port clock (CLK) cycles.

Register Update-to-Read Holdoff (tURHO): Some status registers are updated as side-effect from accesses to other registers (for example, clearing the DMAVAL field automatically clears the associated endpoint buffer bit within the DRQ Status Register). A holdoff time must elapse from the first register access before the update is reflected in a subsequent read operation. This holdoff time is identical to the tWRHO above.

11.2 Address Space

Astoria has three address spaces for the Process access: Endpoint Buffers, Firmware Loading (during the reset initialization), and Registers. The following table summarizes these address space with the address range.

I	· · ·					
Address Space Name	Address Space Range (A[7:0])					
Endpoint Buffers	x'02 - x'0F					
Firmware Loading	x'02 (through the EP2)					
Configuration/Control Registers	x'80 - x'FF					

 Table 11-16.
 Astoria Address Space Summary


The most significant address A[7] determines whether configuration registers or EP buffer memory is accessed. When the configuration memory is selected by asserting address A[7], the address bus points to an exact location of a configuration register. When A[7] is deasserted, A[6:0] provide the address of the endpoint buffer being accessed. Access from within the selected endpoint buffer is performed through internal address counters.



11.3 Interrupt

The interrupt signal (INT) is triggered by different events in the P-port Interrupt register, which is the highest hierarchy interrupt status register. Each of the interrupt events can be masked and unmarked by the corresponding field in P-port Interrupt Mask register. The following figure shows the interrupt hierarchy block diagram. Section 11.3.1 P-Port Interrupt Register and Table 11.3.2 on page 145 show all the interrupt registers. Note that the INT# is in GVDDQ power domain.





11.3.1 P-Port Interrupt Register

This register is the top level interrupt register. When a hardware interrupt is asserted, the processor must read this register to identify what event(s) triggered the interrupt. The details of the event can be read through the status register that corresponds to the bit field. The interrupts can be masked by the CY_AN_MEM_P0_INT_MASK_REG register. The Processor can monitor the particular interrupt event by polling this register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'D9	CY_AN_			MCUINT						R : 0
	MEM_ P0_INTR Bit 15 Bit 14		Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset	
	_REG		PLLLOCKINT	PMINT	MBINT	DRQINT				R : 0

Bit 14: PLLLOCKINT. PLL Lock Loss Interrupt. This bit set to '1' when the internal PLL lock loses. Processor needs to read PLL Lock Loss Status Register (CY_AN_MEM_PLL_LOCK_LOSS_STAT) to clear the status0: Disable DRQ Status bit.

0: PLL lock does not lose

1: PLL lock loses



Bit 13: PMINT. Power Management Interrupt. This bit set to '1' when Astoria wakes up from stand by mode (as indicated by the WAKEUP field of the Power Management Control and Status Register). This field is cleared by reading the Power Management Control and Status Register.

0: No interrupt from Power Management Control and Status register

1: Interrupt from Power Management Control and Status register (for example, wake up)

Bit 12: MBINT. Mailbox interrupt. This bit is set to '1' when 8051 MCU sends a message to the P-port Mailbox Register. This bit is cleared when the processor read the P-port Mailbox Register.

0 No message is sent by 8051

1 Receive a message from 8051.

This status bit is cleared by reading the P-port Mailbox Register

Bit 11: DRQINT. DRQ Event Interrupt. This bit is set to '1' to indicate one or more than one DRQ event happened. It requires reading the DRQ Status Register to find out which DRQ event trigger the interrupt.

0: No DRQ event

1: One or more than one DRQ event happened (need to read the DRQ register to find out the DRQ event)

Bit 5: MCUINT. MCU (8051) Interrupt. This bit is set to '1' to indicate that the internal MCU (8051) has asserted an interrupt. The MCU interrupt events are indicated by CY_AN_MEM_P0_MCU_STAT register. This bit is reset to '0' after reading the CY_AN_MEM_P0_MCU_STAT register.

0:MCU does not generate an interrupt

1:MCU interrupt asserted

11.3.2 P-Port Interrupt Mask Register

This register corresponds to the bit field of CY_AN_MEM_P0_INTR_REG register to enable or disable the interrupt events that generate the hardware interrupts to the Processors at P-port.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'D91	CY_AN_			MMCUINT						RW : 0
	MEM_P0 INT	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	MASK_ REG		MPLLLOCKINT	MPMINT	MMBINT	MDRQINT				RW : 0

Bit 14: MPLLLOCKINT. Mask PLL Lock Loss Interrupt. Set '1' to this bit field to enable the PLL Lock Loss Interrupt. Reset this bit field to '0' disable the PLL Lock Loss Interrupt.

Bit 13: MPMINT. Mask Power Management interrupt. Set '1' to this bit field to enable the Power Management Interrupt (for example, Wake Up from standby mode). Reset this bit field to '0' disable the Power Management Interrupt

0: Disable Power Management interrupt

1: Enable Power Management Interrupt

Bit 12: MMBINT. Mask Mailbox interrupt. Set '1' to this bit field to enable the Mail Box Interrupt. Reset this bit field to '0' disable the Mail Box Interrupt

0: Disable Mailbox Interrupt

1: Enable Mailbox Interrupt

Bit 11: MDRQINT. Mask DRQ Event Interrupt. Set '1' to this bit field to enable the DRQ Event Interrupt. Reset this bit field to '0' disable the DRQ Event Interrupt.

0:Disable DRQ Event Interrupt



1:Enable DRQ Event Interrupt

Bit 5: MMCUINT. Mask MCU (8051) Interrupt. Set '1' to this bit field to enable the MCU interrupt. Reset this bit field to '0' disable the MCU interrupt.

0:Disable MCU interrupt

1:Enable MCU interrupt

11.4 Bootup Initialization

The initialization of Astoria involves three steps: Reset, Configuration of registers, and Firmware loading. Initialization takes place on hard reset, which is triggered by the RESET# input pin, and Whole Device soft reset, which is triggered by writing "11" to the RSTCTRL field of the Soft Reset Control Register. The hard reset and Whole Device soft reset have the same behavior. Figure 7-2 on page 69 shows the high level reset and initialization timing diagram. See "Firmware Loading" on page 35. for details about firmware loading.

11.4.1 Wakeup Mechanism

After the device is properly reset and initialized, Astoria stays in normal operation mode as long as the WAKEUP pin is asserted. When WAKEUP is deasserted, Astoria enters standby mode as described in section Operational Modes on page 97. When WAKEUP is asserted, Astoria exits standby mode. Astoria interrupts the Processor and sets the PMINT field in the P-port Interrupt Register and the WAKEUP field in the Power Management Control and Status Register. The interrupt bit is cleared when the Processor reads the Power Management Control and Status Register.

If the WAKEUP pin is not used by an application, it must be tied HIGH to enable normal operation.

11.4.2 Configuration Registers

This register is used to configure the bus Endian order for the P-port interface. This register must be configured first after power on reset (or reset) before loading the firmware from the processor. Both bit 0 and bit 8 must have the same value written to them. Therefore, irrespective of the actual Endian configuration of the bus before configuration, it is configured to the right Endian configuration once bit 0 and bit 8 are set to the correct value.

P-Port Endian Configuration Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'82	CY_AN_								ENDIANL	RW : 0
	MEM_P0 ENDIAN	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
									ENDIANH	RW : 0

Bit 8: ENDIANH. P-Port Byte Order: This field configures the 16-bit P-port interface byte ordering to be Little Endian or Big Endian ordering. This field must be configured first after reset.

P-Port endian selection

0: P-Port is set to Little Endian

1: P-Port is set to Big Endian





Bit 0: ENDIANL. P-Port Byte Order: This field configures the 16-bit P-port interface byte ordering to be Little Endian or Big Endian ordering. This field must be configured first after reset.

P-Port endian selection

- 0: P-Port is set to Little Endian
- 1: P-Port is set to Big Endian

P-Port Interface Configuration Registers

This register is used to configure the P-port interface.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'83	CY_AN_	DACKEOB	CFGMODE	IFMODE				VMTYPE		RW : #
	MEM_P0 VM SET	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
					DACKPOL	DRQPOL	DRQOVERD	INTOVERD	OVERRIDE	RW : #

Access Note

The default value of bits 0-2 is 101. The default value of bits 3, 4, 5, 7, 8, 9, and 10 is 0, the default value of bit 6 is 1, and the default value for bit 13-15 is U/D.

Bit 12: DACKPOL. DACK# Polarity Select - This field determines the polarity of the DACK# input signal. DACK# is active LOW when DRQPOL = '0'. DACK# is active HIGH when '1'.

Polarity Select for DACK# Input signal

0: Active LOW

1: Active HIGH

Bit 11: DRQPOL. DRQ# Polarity Select - This field determines the polarity of the DRQ# output signal. DRQ# is active LOW when DRQPOL = '0'. DRQ# is active HIGH when '1'.

Polarity Select for DRQ# Output signal

0: Active LOW

1: Active HIGH

Bit 10: DRQOVERD. DRQ# signal Override - This field contains the value to drive out from DRQ# when OVERRIDE = '1'.

Override Value for DRQ# output signal

0: Drive LOW

1: Drive HIGH

Bit 9: INTOVERD. INT# signal Override - This field contains the value to drive out from INT# when OVERRIDE = '1'.

Override Value for INT# output signal

- 0: Drive LOW
- 1: Drive HIGH

Bit 8: OVERRIDE. Override Enable - This field is used to force deterministic values onto the INT# and DRQ# outputs (as determined by INTOVERD and DRQOVERD bits). It is only used for debug.

Override Enable

0: No Override (normal operation)

1: Override INT# and DRQ# with values determined by INTOVERD and DRQOVERD, respectively

Bit 7: DACKEOB. This bit is used to configure the DMA acknowledge signal (DACK#) from the Processor to behave in ACK or EOB mode.

DMA Acknowledge Configuration



0: EOB mode

1: ACK mode

Bit 6: CFGMODE. Configuration Mode - This field is read-only to the Processor. This field is set to '1' when Astoria performs either Hard Reset or Soft Reset. CFGMODE= '1' indicates that Astoria is in configuration mode. In this mode, the Processor can load the 8051 firmware code to the internal RAM through the P-port interface, and write/update the configuration registers. After the configuration is complete and 8051 reset deasserted by the Processor, 8051 firmware must reset this field to '0' to exit to normal operation mode.

Astoria can't directly enter into Configuration Mode by setting this field to '1' during normal operation. If it requires a firmware upgrade, it can use the Software Reset to enter into Configuration Mode to load the firmware. However, when this mode is entered, the U-port and S-port are disconnected, the ongoing transfer process is stopped and the transferring data, which in the endpoint buffer, is corrupted.

Configuration Mode

- 0: Normal operation mode.
- 1: Configuration mode (can't write '1' to this field).

*This bit must be reset to '0' by 8051 firmware after completing all the configuration process.

Bit 5: IFMODE. Interface Mode - This field is program the interface mode of Astoria. Astoria can interface with the Processor either in asynchronous or synchronous mode. Astoria is in asynchronous mode after power up.

P-Port Interface Mode

- 0: Asynchronous Interface Mode
- 1: Synchronous Interface Mode

Bit 2: VMTYPE. P-Port Interface Type - This field is used to configure the interface type that connects to the P-port.

P-Port Interface Type

- 000: Reserved
- 001: Reserved
- 010: Reserved
- 011: Reserved
- 100: Reserved
- 101: PCRAM (Antioch interface mode)
- 110: Reserved
- 111:SRAM interface mode

UART Configuration Registers

This register is used to enable/disable the UART in GPIO[1:0].

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'86	CY_AN_ MEM_UA							DEBUG_UART _DIS	GPIO_UART _EN	RW : #
	RT_CON FIG	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
										RW : #

Access Note

The default value of bits 2-15 is U/D.

Bit 1: DEBUG_UART_DIS. By default, GPIO[1:0] is configured to UART in debug mode. The GPIO[1:0] can be configured to GPIO[1:0] or NAND_CE[4:3]# by setting this field to "1".



Disable UART in debug mode (GPIO_UART_EN field must reset to "0")

0: Enable UART. GPIO[0] is configured to TxD0, GPIO[1] is configured to

1: RxD0GPIO[1:0] is configured to GPIO[1:0] or NAND_CE[4:3]#

Bit 0: GPIO_UART_EN. In normal operation mode, GPIO[1:0] can be configured by setting this field to "1".

Enable UART in normal operation mode

0: GPIO[1:0] is configured to GPIO[1:0] or NAND_CE[4:3]#

1: Enable UART. GPIO[0] is configured to TxD0, GPIO[1] is configured to RxD0

8051 MCU Status Registers

These registers contain the status of the MCU. A read of this register clears it, and clears the MCUINT field of its corresponding CY_AN_MEM_P0_INTR_REG register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'94	CY_AN_							CARDREM	CARDINS	R:0
	MEM_P0 MCU S	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	TAT									R:0

Bit 1: CARDREM. This field is set when an SD/MMC card has been removed. It is cleared when this register is read.

0: No action has occurred.

1: An SD/MMC Card has been Removed.

Bit 0: CARDINS. This field is set when an SD/MMC card has been inserted. It is cleared when this register is read.

0: No action has occurred.

1: An SD/MMC Card has been inserted.

PLL Lock Loss Status Register

This register shows the status of PLL Lock.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'C4	CY_AN_								PLLSTAT	R : 0
	MEM_PL L LOCK	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	LOSS_ST									R:0
	AT									

Bit 0: PLLSTAT. PLL Lock Loss Status. This field shows the status of PLL Lock. If this bit field is set, it indicates the PLL Lock is lost. When this field is set, it triggers an interrupt (if MPLLLOCKINT field is set). The status of this field is cleared by reading this register.

0: PLL Lock is not lost

1: PLL Lock is lost

Astoria Configuration ID Register

A read from this register returns the Version Number and Hardware ID.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'80	CY_AN_		HD	ID**			R:#			
	MEM_CM WB CF	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
	G_ID					HDID			R : #	

Access Note



*Version is '0' for Astoria first silicon, and incremented by one for each subsequent silicon.

**Hardware ID is x'A20 for Astoria silicon (CYWB0224AB).

Bit 3:0: VER. Version Number. This field stores the version number for the West Bridge Astoria device.

This field stores the West Bridge Astoria silicon version number.

Bit 15:4: HDID. Hardware ID. This field stores the West Bridge Astoria device ID.

This field stores the West Bridge Astoria device ID.

11.5 Mailbox Registers

Astoria provides a total of 8 mailbox registers for communication between the Processor at P-port and 8051 MCU. Four of the mailbox registers are for the Processor to send a message to the 8051 MCU. The other four mailbox registers P-port Mailbox Register are for the 8051 MCU to send a message to the Processor. There are 8 bytes of mailbox message capability each for the Processor and the 8051 MCU.

When the Processor sends the message to 8051 through the 8051 MCU Mailbox Register, Astoria internally generates an interrupt to 8051 MCU to indicate that a message has been sent by the Processor. At the same time, the MBNOTRD field in 8051 MCU Mailbox Status Register is set to '1'. The MBNOTRD field in 8051 MCU Mailbox Status Register is set to '1' to show to the Processor that the 8051 has not read the message from the 8051 MCU Mailbox Register. This field is cleared when 8051 reads the message from 8051 MCU Mailbox Status Register. This field is cleared when 8051 reads the message from 8051 MCU Mailbox Status Register. When 8051 sends a message to the Processor through the P-port Mailbox Register, MBINT field in the P-port Interrupt Register is set to '1' and an interrupt signal at P-port triggers the Processor's interrupt. Processor reads the P-port Mailbox Register to clear the MBINT field.

"Commands" to Astoria are communicated from the processor to the 8051 MCU within Astoria through the four 8051 MCU Mailbox Registers. Astoria communicates the status or results of the commands back to the Processor using the four P-port Mailbox Registers.

8051 MCU Mailbox Register

These registers are used for message-passing between the Processor and the 8051 MCU within Astoria. This register is read-write to the Processor and read-only to the 8051 MCU. When the Processor write to CY_AN_MEM_MCU_MAILBOX0 register, it triggers an internal interrupt to the 8051 MCU. In this case, if the Processor passes multi bytes message to 8051 MCU, it must first write to CY_AN_MEM_MCU_MAILBOX1 to CY_AN_MEM_MCU_MAILBOX3 and then final write to CY_AN_MEM_MCU_MAILBOX0 register. The internal interrupt is cleared when the 8051 MCU reads this register. The interrupt is not cleared if the Processor reads this register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset	
x'F8	CY_AN_MEM_		MESSAGE								
	MCU_MAILBO	- DICID DICID DICID DICID DICID DICID DICID DICID DICID							Access : Reset		
	70	MESSAGE									

Bit 15:0: MESSAGE. Mailbox message from Processor to 8051 MCU. This field contains the 16-bit message that the Processor communicates to the 8051 MCU.

The following table lists the 8051 MCU Mailbox Registers and their corresponding addresses. For further details, refer section 8051 MCU Mailbox Register on page 151

Name	Address
CY_AN_MEM_MCU_MAILBOX1	x'F9
CY_AN_MEM_MCU_MAILBOX2	x'FA
CY_AN_MEM_MCU_MAILBOX3	x'FB



P-Port Mailbox Register

These registers are used for message-passing between the 8051 MCU and the Processor. These registers are read-only to the Processor and can be read-write by the 8051 MCU. When the 8051 MCU writes the message into CY_AN_MEM_POMAILBOX0, which triggers an interrupt to the Processor. In this case, if 8051 MCU pass multi bytes message to Processor, it must first write to CY_AN_MEM_POMAILBOX1 to CY_AN_MEM_POMAILBOX3 registers and than final writes to CY_AN_MEM_POMAILBOX0. The interrupt is cleared when the Processor reads this register. The interrupt is not cleared if the 8051 MCU reads the register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset		
x'F0	CY_AN_M		MESSAGE									
	EM_P0_M AILBOX0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset		
	AILBOAU		MESSAGE									

Bit 15:0: MESSAGE. This field contains the 16-bit message that the 8051 MCU communicates to the Processor.

Mailbox message from 8051 MCU to Processor

The following table lists the 8051 MCU Mailbox Registers and their corresponding addresses. For further details, refer section P-Port Mailbox Register on page 152.

Table 11-18. P-Port Mailbox Register

Name	Address
CY_AN_MEM_P0_MAILBOX1	x'F1
CY_AN_MEM_P0_MAILBOX2	x'F2
CY_AN_MEM_P0_MAILBOX3	x'F3

8051 MCU Mailbox Status Register

This register shows the status that if the 8051 MCU complete reading the message from the Mailbox Register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access : Reset
x'92	CY_AN_M								MBNOTRD	R:#
	EM_MCU_ MB_STAT	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Access : Reset
										R : #

Access Note

The default value of bits 1-15 is U/D.

Bit 0: MBNOTRD. Mailbox Not Read. This field shows the status of the 8051 MCU Mailbox Registers. When the processor sends the message to 8051 MCU through the 8051 MCU Mailbox Register this field is set to '1'. When the 8051 has read the message, which was sent by the Processor, from the 8051 MCU Mailbox Register, this field is reset to '0'. The processor requires checking this field before sending the message to the 8051 MCU Mailbox Register.


0: 8051 MCU Mailbox register is empty or have been read by 8051

1: 8051 has not read the message from the 8051 MCU Mailbox register



Astoria's CPU, an enhanced 8051, is described in chapters Instruction Set, Input/Output, and Timers and Serial Interface. This chapter introduces the processor, its interface to Astoria logic, and describes architectural differences from a standard 8051. Figure 12-1 is a block diagram of the Astoria's 8051-based CPU.





* Serial port 1 is not externally accessible

**The West Bridge family implements I/O ports differently than in the standard 8051



12.1 8051 Enhancements

Astoria uses the standard 8051 instruction set, so it is supported by industry-standard 8051 compilers and assemblers. Instructions execute faster on Astoria than on the standard 8051.

• Wasted bus cycles are eliminated; an instruction cycle uses only four clocks, rather than the standard 8051's 12 clocks

Astoria's CPU clock runs at 12 MHz, 24 MHz, or 48 MHz—up to four times the clock speed of the standard 8051

In addition to speed improvements, Astoria includes these architectural CPU enhancements:

- A second data pointer
- A third, 16 bit timer (TIMER2)
- Two Autopointers (auto-incrementing data pointers)
- Vectored USB and GPIF interrupts
- Sleep mode with three wakeup sources
- An I²C[™] bus controller that runs at 100 or 400 kHz
- Astoria specific SFRs
- Separate buffers for the SETUP and DATA portions of a USB CONTROL transfer
- A hardware pointer for SETUP data, plus logic to pro- cess entire CONTROL transfers automatically
- CPU clock-rate selection of 12, 24 or 48 MHz
- Breakpoint facility

12.2 Performance Overview

Astoria offers increased performance by executing instructions in a 4-clock bus cycle, as opposed to the 12-clock bus cycle in the standard 8051 (see Figure 12-2 on page 155). This shortened bus timing improves the instruction execution rate for most instructions by a factor of three over the standard 8051 architectures.


Some instructions require a different number of instruction cycles on Astoria than they do on the standard 8051. In the standard 8051, all instructions except for MUL and DIV take one or two instruction cycles to complete. In Astoria, instructions can take between one and five instruction cycles to complete. However, due to the shortened bus timing of Astoria, every instruction executes faster than on a standard 8051, and the average speed improvement over the entire instruction set is approximately 2.5×. Table 12-1 catalogs the speed improvements.


Of the 246 Astoria opcodes	
150 execute at	3.0× standard speed
51 execute at	1.5× standard speed
43 execute at	2.0× standard speed
2 execute at	2.4× standard speed
Average Improvement:	2.5×

Table 12-1. Astoria Speed Compared to Standard 8051**

** Comparison is between Astoria and standard 8051 running at the same clock frequency.







Single-Byte, Single-Cycle Instruction Timing

12.3 Software Compatibility

Astoria is object code compatible with the industry standard 8051 microcontroller. That is, object code compiled with an industry standard 8051 compiler or assembler executes on Astoria and is functionally equivalent. However, because Astoria uses a different instruction timing than the standard 8051, existing code with timing loops may require modification.

Astoria instruction timing is identical to that of the Dallas Semiconductor DS80C320.

12.4 803x/805x Feature Comparison

Table 12-2 provides a feature-by-feature comparison between Astoria and several common 803x/805x devices.

Table 12-2.	Comparison	Between Astoria and	d Other 803x/805x Devices
-------------	------------	---------------------	---------------------------

Easterne		In	tel			Cypress	
Feature	8031	8051	80C32	80C52	Dallas DS80C320	Astoria	
Clocks per instruction cycle	12	12	12	12	4	4	
Program / Data Memory	-	4 KB ROM	-	8 KB ROM	-	24 KB RAM	
Internal RAM	128 bytes	128 bytes	256 bytes	256 bytes	256 bytes	256 bytes	
Data Pointers	1	1	1	1	2	2	
Serial Ports	1	1	1	1	2	2	
16-bit Timers	2	2	3	3	3	3	
Interrupt sources (internal and external)	5	5	6	6	13	13	
Stretch data-memory cycles	no	no	no	no	yes	yes	



12.5 Astoria/DS80C320 Differences

Although Astoria is similar to the DS80C320 in terms of hardware features and instruction cycle timing, there are some important differences between Astoria and the DS80C320.

12.5.1 Serial Ports

Astoria does not implement serial port framing-error detection and does not implement slave address comparison for multiprocessor communications. This also means that Astoria also does not implement these SFRs:

- SADDR0
- SADDR1
- SADEN0
- SADEN1.

12.5.2 Timer 2

Astoria does not implement Timer 2 downcounting mode or the downcount enable bit (TMOD2, Bit 0). Also, Astoria does not implement Timer 2 output enable (T2OE) bit (TMOD2, Bit 1).

Timers are used internally; no external signals like timer output or input are available.

12.5.3 Timed Access Protection

Astoria does not implement timed access protection and, therefore, does not implement the TA SFR.

12.5.4 Watchdog Timer

Astoria does not implement a watchdog timer.

12.5.5 Power Fail Detection

Astoria does not implement a power fail detection circuit.

12.5.6 Port I/O

Astoria's port I/O implementation is significantly different from that of the DS80C320, mainly because of the alternate functions shared with most of the I/O pins. See Input/Output, on page 167.

12.5.7 Interrupts

Although the basic interrupt structure of Astoria is similar to that of the DS80C320, five of the interrupt sources are different:

Table 12-3.	Differences be	tween Astoria	and DS80C320	Interrupts

Interrupt Priority	Dallas DS80C320	Cypress Astoria
0	Power Fail	RESUME (USB Wakeup)
1	IE0	TPIC
3	IE1	SIB
8	External Interrupt 2	USB
9	External Interrupt 3	Mail Box
10	External Interrupt 4	GPIF

For more information, see the Instruction Set chapter on page 161.



12.6 Astoria Register Interface

Astoria peripheral logic (USB, GPIF, FIFOs, and others) is controlled through a set of memory mapped registers and buffers at addresses 0xE400 through 0xFFFF. These registers and buffers are grouped in this manner:

- GPIF Waveform Descriptor Tables
- General configuration
- Endpoint configuration
- Interrupts
- Input/Output
- USB Control
- Endpoint operation
- GPIF
- SIB/TPIC
- Endpoint buffers

These registers and their functions are described throughout this manual. A full description of every Astoria register appears in the Registers chapter.

12.7 Astoria Internal RAM

Figure 12-3. Astoria Internal Data RAM

0xFF	Upper 128	SFR Space
0x80 Indirect Add 0x7F Lower 128	Indirect Addr	Direct Addr
0x7F	Lower 128	
0x00	Direct Addr	

Like the standard 8051, Astoria contains 128 bytes of Internal Data RAM at addresses 0x00-0x7F and a partially populated SFR space at addresses 0x80-0xFF. An additional 128 indirectly-addressed bytes of internal data RAM (sometimes called 'IDATA') are also available at addresses 0x80-0xFF.

All other on-chip Astoria RAM (program/data memory, end point buffer memory, and the Astoria control registers) is addressed as though it were off-chip 8051 memory. Astoria firmware reads or writes these bytes as data using the MOVX ('move external') instruction, even though the Astoria RAM and register set is actually inside the Astoria chip.

12.8 I/O Ports

Astoria implements I/O ports differently than a standard 8051, as described in Input/Output, on page 167.

Astoria has up to five 8 bit wide, bidirectional I/O ports. Each port is associated with a pair of registers.

- An 'OEx' register. It sets the input/output direction of each of the 8 port pins (0 = input, 1 = output).
- An 'IOx' register. Values written to IOx appear on the pins configured as outputs; values read from IOx indicate the states of the 8 pins, regardless of input/output configuration.

Most I/O pins have alternate functions which are selected using configuration registers. When an alternate configuration is selected for an I/O pin, the corresponding OEx bit is ignored.



12.9 Interrupts

All standard 8051 interrupts, plus additional interrupts, are supported by Astoria. Table 12-4 lists the Astoria interrupts.

Standard 8051 Interrupts	Additional Astoria Interrupts	Source		
	INT0	Internal, TPIC		
	INT1	Internal, SIB		
Timer 0		Internal, Timer 0		
Timer 1 Int		Internal, Timer 1		
Tx0 & Rx0		Internal, USART0		
	INT2	Internal, USB		
	INT3	Internal, Mail Box		
	INT4	Internal, GPIF		
	WAKEUP	Pin WAKEUP		
	Timer 2	Internal, Timer 2		

Astoria uses INT2 for 27 different USB interrupts. To help determine which interrupt is active, Astoria provides a feature called Autovectoring, which dynamically changes the address pointed to by the 'jump' instruction at the INT2 vector address. This second level of vectoring automatically transfers control to the appropriate USB interrupt service routine (ISR). Astoria interrupt system, including a full description of the Autovector mechanism, is the subject of the Interrupts chapter on page 43.

12.10 Power Control

Astoria implements a low power mode that allows it to be used in USB bus powered devices (which are required by the USB specification to draw no more than 500 μ A when suspended) and other low power applications. The mechanism by which Astoria enters and exits this low power mode is described in detail in the Power Management chapter on page 59.



12.11 Special Function Registers

Astoria was designed to keep coding as standard as possible, to allow easy integration of existing 8051 software development tools. Astoria Special Function Registers (SFR) are summarized in Table 12-5. Standard 8051 SFRs are shown in normal type and Astoria-added SFRs are shown in bold type. Full details of the SFRs are in the Register Summary chapter on page 183.

x	8x	9x	Ax	Bx	Cx	Dx	Ex	Fx
0	IOA	IOB	IOC	IOD	SCON1	PSW	ACC	В
1	SP	EXIF	INT2CLR	IOE	SBUF1			
2	DPL0	MPAGE	INT4CLR	OEA				
3	DPH0			OEB				
4	DPL1			OEC				
5	DPH1			OED				
6	DPS			OEE				
7	PCON							
8	TCON	SCON0	IE	IP	T2CON	EICON	EIE	EIP
9	TMOD	SBUF0						
Α	TL0	AUTOPTRH1	EP2468STAT	EP01STAT	RCAP2L			
В	TL1	AUTOPTRL1	EP24FIFOFLGS	GPIFTRIG	RCAP2H			
С	TH0		EP68FIFOFLGS		TL2			
D	TH1	AUTOPTRH2		GPIFSGLDATH	TH2			
E	CKCON	AUTOPTRL2		GPIFSGLDATLX				
F			AUTOPTRSETUP	GPIFSGLDATLNOX				

 Table 12-5.
 Astoria Special Function Registers (SFR)

Note All unlabeled SFRs are reserved.

*Port E is not externally available.

12.12 External Address/Data Buses

The 128-pin version of Astoria provides external, non-multiplexed 16-bit address and 8 bit data buses. This differs from the standard 8051, which multiplexes eight pins among three sources: I/O port 0, the external data bus, and the low byte of the external address bus.

A standard 8051 system with external memory requires a demultiplexing address latch, strobed by the 8051 ALE (Address Latch Enable) pin. The external latch is not required by the Astoria chip, and no ALE signal is provided. In addition to eliminating the need for this external latch, the non-multiplexed Astoria bus saves one cycle per memory-fetch and allows external memory to be connected without sacrificing I/O pins.

Astoria is the sole master of the bus, providing read and write signals to the off-chip memory. The address bus is output-only, and cannot be floated.

12.13 Reset

The various Astoria resets and their effects are described in the Resets chapter on page 67.

CPU Introduction



13. Instruction Set



This chapter is a technical overview and description of the Astoria assembly-language instruction set.

All Astoria instructions are binary code compatible with the standard 8051. Astoria instructions affect bits, flags, and other status functions just as the 8051 instructions do. Instruction timing, however, is different both in terms of the number of clock cycles per instruction cycle and the number of instruction cycles used by each instruction.

Table 13-2 on page 162 lists the Astoria instruction set and the number of instruction cycles required to complete each instruction. Table 13-1 defines the symbols and mnemonics used in Table 13-2.

Symbol	Function
A	Accumulator
Rn	Register (R0–R7, in the bank selected by RS1:RS0)
direct	Internal RAM location (0x00-0x7F in the 'Lower 128', or 0x80-0xFF in 'SFR' space)
@Ri	Internal RAM location (0x00-0x7F in the 'Lower 128', or 0x80-0xFF in the 'Upper 128') pointed to by R0 or R1
rel	Program-memory offset (-128 to +127 bytes relative to the first byte of the following instruction). Used by conditional jumps and SJMP.
bit	Bit address (0x20-x2F in the 'Lower 128,' and SFRs 0x80, 0x88,, 0xF0, 0xF8)
#data	8-bit constant (0-255)
#data16	16-bit constant (0-65535)
addr16	16-bit destination address; used by LCALL and LJMP, which branch anywhere in program memory
addr11	11-bit destination address; used by ACALL and AJMP, which branch only within the current 2K page of program memory (i.e., the upper 5 address bits are copied from the PC)
PC	Program Counter; holds the address of the currently-executing instruction. For the purposes of 'ACALL', 'AJMP', and 'MOVC A,@A+PC' instruc- tions, the PC holds the address of the first byte of the instruction <i>following</i> the currently-executing instruction.

Table 13-1. Legend for Instruction Set Table



Table 13-2. Astoria Instruction Set

Mnemonic	Description	Bytes	Cycles	PSW Flags Affected	Opcode (Hex)
Arithmetic				-	
ADD A, Rn	Add register to A	1	1	CY OV AC	28-2F
ADD A, direct	Add direct byte to A	2	2	CY OV AC	25
ADD A, @Ri	Add data memory to A	1	1	CY OV AC	26-27
ADD A, #data	Add immediate to A	2	2	CY OV AC	24
ADDC A, Rn	Add register to A with carry	1	1	CY OV AC	38-3F
ADDC A, direct	Add direct byte to A with carry	2	2	CY OV AC	35
ADDC A, @Ri	Add data memory to A with carry	1	1	CY OV AC	36-37
ADDC A, #data	Add immediate to A with carry	2	2	CY OV AC	34
SUBB A, Rn	Subtract register from A with borrow	1	1	CY OV AC	98-9F
SUBB A, direct	Subtract direct byte from A with borrow	2	2	CY OV AC	95
SUBB A, @Ri	Subtract data memory from A with borrow	1	1	CY OV AC	96-97
SUBB A, #data	Subtract immediate from A with borrow	2	2	CY OV AC	94
INC A	Increment A	1	1		04
INC Rn	Increment register	1	1		08-0F
INC direct	Increment direct byte	2	2		05
INC @ Ri	Increment data memory	1	1		06-07
DEC A	Decrement A	1	1		14
DEC Rn	Decrement Register	1	1		18-1F
DEC direct	Decrement direct byte	2	2		15
DEC @Ri	Decrement data memory	1	1		16-17
INC DPTR	Increment data pointer	1	3		A3
MUL AB	Multiply A and B (unsigned; product in B:A)	1	5	CY=0 OV	A4
DIV AB	Divide A by B (unsigned: guotient in A, remainder in B)	1		CY=0 OV	84
DA A	Decimal adjust A	1	1	CY	D4
Logical					
ANL, Rn	AND register to A	1	1		58-5F
ANL A, direct	AND direct byte to A	2	2		55
ANL A, @Ri	AND data memory to A	1	1		56-57
ANL A, #data	AND immediate to A	2	2		54
ANL direct, A	AND A to direct byte	2	2		52
ANL direct, #data	AND immediate data to direct byte	3	3		53
ORL A, Rn	OR register to A	1	1		48-4F
ORL A, direct	OR direct byte to A	2	2		45
ORL A, @Ri	OR data memory to A	1	1		46-47
ORL A, #data	OR immediate to A	2	2		44
ORL direct, A	OR A to direct byte	2	2		42
ORL direct, #data	OR immediate data to direct byte	3	3		43
XRL A, Rn	Exclusive-OR register to A	1	1		68-6F
XRL A, direct	Exclusive-OR direct byte to A	2	2		65
XRL A, @Ri	Exclusive-OR data memory to A	1	1		66-67
XRL A, #data	Exclusive-OR immediate to A	2	2		64
XRL direct, A	Exclusive-OR A to direct byte	2	2		62
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3		63
CLR A	Clear A	1	1		E4
CPL A	Complement A	1	1		F4



Mnemonic	Description	Bytes	Cycles	PSW Flags Affected	Opcode (Hex)
SWAP A	Swap nibbles of a	1	1		C4
RL A	Rotate A left	1	1		23
RLC A	Rotate A left through carry	1	1	CY	33
RR A	Rotate A right	1	1		03
RRC A	Rotate A right through carry	1	1	CY	13
Data Transfer				•	•
MOV A, Rn	Move register to A	1	1		E8-EF
MOV A, direct	Move direct byte to A	2	2		E5
MOV A, @Ri	Move data byte at Ri to A	1	1		E6-E7
MOV A, #data	Move immediate to A	2	2		74
MOV Rn, A	Move A to register	1	1		F8-FF
MOV Rn, direct	Move direct byte to register	2	2		A8-AF
MOV Rn, #data	Move immediate to register	2	2		78-7F
MOV direct, A	Move A to direct byte	2	2	İ	F5
MOV direct, Rn	Move register to direct byte	2	2		88-8F
MOV direct, direct	Move direct byte to direct byte	3	3		85
MOV direct, @Ri	Move data byte at Ri to direct byte	2	2		86-87
MOV direct. #data	Move immediate to direct byte	3	3		75
MOV @Ri,	MOV A to data memory at address Ri	1	1		F6-F7
MOV @Ri,	Move direct byte to data memory at address Ri	2	2		A6-A7
MOV @Ri,	Move immediate to data memory at address Ri	2	2		76-77
MOV DPTR, #data16	Move 16-bit immediate to data pointer	3	3		90
MOVC A, @A+DPTR	Move code byte at address DPTR+A to A	1	3		93
MOVC A, @A+PC	Move code byte at address PC+A to A	1	3		83
MOVX A, @Ri	Move external data at address Ri to A	1	2-9*		E2-E3
MOVX A, @DPTR	Move external data at address DPTR to A	1	2-9*		E0
MOVX @Ri	Move A to external data at address Ri	1	2-9*		F2-F3
MOVX @DPT	Move A to external data at address DPTR	1	2-9*		F0
PUSH direct	Push direct byte onto stack	2	2		CO
POP direct	Pop direct byte from stack	2	2		D0
XCH A, Rn	Exchange A and register	1	1		C8-CF
XCH A, direct	Exchange A and direct byte	2	2		C5
XCH A, @Ri	Exchange A and data memory at address Ri	1	1		C6-C7
	Exchange the low-order nibbles of A and data memory at	1			
XCHD A. @Ri	address Ri	1	1		D6-D7
* Number of cycles is user-	selectable. See Stretch Memory Cycles on page 164				
Boolean					
CLR C	Clear carry	1	1	CY=0	C3
CLR bit	Clear direct bit	2	2		C2
SETB C	Set carry	1	1	CY=1	D3
SETB bit	Set direct bit	2	2		D2
CPL C	Complement carry	1	1	CY	B3
CPL bit	Complement direct bit	2	2		B2
ANL C, bit	AND direct bit to carry	2	2	CY	82
ANL C, /bit	AND inverse of direct bit to carry	2	2	СҮ	B0
ORL C, bit	OR direct bit to carry	2	2	CY	72
ORL C, /bit	OR inverse of direct bit to carry	2	2	СҮ	A0

Table 13-2. Astoria Instruction Set (continued)



Mnemonic	Description	Bytes	Cycles	PSW Flags Affected	Opcode (Hex)
MOV C, bit	Move direct bit to carry	2	2	CY	A2
MOV bit, C	Move carry to direct bit	2	2		92
Branching				<u>.</u>	-
ACALL addr11	Absolute call to subroutine	2	3		11-F1
LCALL addr16	Long call to subroutine	3	4		12
RET	Return from subroutine	1	4		22
RETI	Return from interrupt	1	4		32
AJMP addr11	Absolute jump unconditional	2	3		01-E1
LJMP addr16	Long jump unconditional	3	4		02
SJMP rel	Short jump (relative address)	2	3		80
JC rel	Jump if carry = 1	2	3		40
JNC rel	Jump if carry = 0	2	3		50
JB bit, rel	Jump if direct bit = 1	3	4		20
JNB bit, rel	Jump if direct bit = 0	3	4		30
JBC bit, rel	Jump if direct bit = 1, then clear the bit	3	4		10
JMP @ A+DPTR	Jump indirect to address DPTR+A	1	3		73
JZ rel	Jump if accumulator = 0	2	3		60
JNZ rel	Jump if accumulator is non-zero	2	3		70
CJNE A, direct, rel	Compare A to direct byte; jump if not equal	3	4	CY	B5
CJNE A, #d, rel	Compare A to immediate; jump if not equal	3	4	CY	B4
CJNE Rn, #d, rel	Compare register to immediate; jump if not equal	3	4	CY	B8-BF
CJNE @ Ri, #d, rel	Compare data memory to immediate; jump if not equal	3	4	CY	B6-B7
DJNZ Rn, rel	Decrement register; jump if not zero	2	3		D8-DF
DJNZ direct, rel	Decrement direct byte; jump if not zero	3	4		D5
Miscellaneous					
NOP	No operation	1	1		00
There is an additional rese	erved opcode (A5) that performs the same function as NOP. All m	inemonics are	copyright 1	980, Intel Corporation.	

Table 13-2. Astoria Instruction Set (continued)

13.1 Instruction Timing

Instruction cycles in Astoria are four clock cycles in length, rather than the 12 clock cycles per instruction cycle in the standard 8051. For full details of the instruction cycle timing differences between Astoria and the standard 8051, See "Performance Overview" on page 154.

In the standard 8051, all instructions except for MUL and DIV take one or two instruction cycles to complete. In Astoria, instructions can take between one and five instruction cycles to complete. For calculating the timing of software loops, etc., use the 'Cycles' column from Table 13-2. The 'Bytes' column indicates the number of bytes occupied by each instruction.

By default, Astoria's timer/counters run at 12 clock cycles per increment so that timer-based events have the same timing as with the standard 8051. The timers can also be configured to run at 4 clock cycles per increment to take advantage of the higher speed of Astoria's CPU.

13.1.1 Stretch Memory Cycles

Astoria can execute an MOVX instruction in as few as two instruction cycles. However, it is sometimes desirable to stretch this value (for example to access slow memory or slow memory-mapped peripherals such as USARTs or LCDs). Astoria's 'stretch memory cycle' (Wait States) feature enables Astoria firmware to adjust the speed of data memory accesses (program memory code fetches are not affected).

The three LSBs of the Clock Control Register (CKCON, at SFR location 0x8E) control the stretch value; stretch values between zero and seven may be used. A stretch value of zero adds zero instruction cycles, resulting in MOVX instructions



which execute in two instruction cycles. A stretch value of seven adds seven instruction cycles, resulting in MOVX instructions which execute in nine instruction cycles. The stretch value can be changed dynamically under program control.

At power on reset, the stretch value defaults to one (three cycle MOVX); for the fastest data memory access, Astoria software must explicitly set the stretch value to zero. The stretch value affects only data memory access (not program memory).

The stretch value affects the width of the read/write strobe and all related timing. Using a higher stretch value results in a wider read/write strobe, which allows the memory or peripheral more time to respond.

Table 13-3 lists the data memory access speeds for stretch values zero through seven. MD2-0 are the three LSBs of the Clock Control Register (CKCON.2-0). The strobe width timing shown is typical.

CPUCS.4:3 sets the basic clock reference for Astoria. These bits can be modified by Astoria firmware at any time. At power on reset, CPUCS.4:3 is set to '00' (12 MHz).

MD2	MD1	MD0	MOVX Instruction Cycles	Read/Write Strobe Width (Clocks)	Strobe Width @ 12 MHz CPUCS.4:3 = 00	Strobe Width @ 24 MHz CPUCS.4:3 = 01	Strobe Width @ 48 MHz CPUCS.4:3 = 10
0	0	0	2	2	167 ns	83.3 ns	41.7 ns
0	0	1	3 (default)	4	333 ns	167 ns	83.3 ns
0	1	0	4	8	667 ns	333 ns	167 ns
0	1	1	5	12	1000 ns	500 ns	250 ns
1	0	0	6	16	1333 ns	667 ns	333 ns
1	0	1	7	20	1667 ns	833 ns	417 ns
1	1	0	8	24	2000 ns	1000 ns	500 ns
1	1	1	9	28	2333 ns	1167 ns	583 ns

Table 13-3. Data Memory Stretch Values

13.1.2 Dual Data Pointers

Astoria uses dual data pointers to accelerate data memory block moves. The standard 8051 data pointer (DPTR) is a 16 bit pointer used to address external data RAM or peripherals. Astoria maintains the standard data pointer as DPTR0 at the standard SFR locations 0x82 (DPL0) and 0x83 (DPH0); it is not necessary to modify existing code to use DPTR0.

Astoria adds a second data pointer (DPTR1) at SFR locations 0x84 (DPL1) and 0x85 (DPH1). The SEL bitt 0 of the DPTR Select Register, DPS, at SFR 0x86), selects the active pointer. When SEL = 0, instructions that use the DPTR use DPL0:DPH0. When SEL = 1, instructions that use the DPTR will use DPL1:DPH1. No other bits of the DPS SFR are used.

All DPTR related instructions use the data pointer selected by the SEL Bit. Switching between the two data pointers by toggling the SEL bit relieves Astoria firmware from the burden of saving source and destination addresses when doing a block move; therefore, using dual data pointers provides significantly increased efficiency when moving large blocks of data.

The fastest way to toggle the SEL bit between the two data pointers is via the 'INC DPS' instruction, which toggles bit 0 of DPS between '0' and '1'.

The SFR locations related to the dual data pointers are:

0x82	DPL0	DPTR0 low byte
0x83	DPH0	DPTR0 high byte
0x84	DPL1	DPTR1 low byte
0x85	DPH1	DPTR1 high byte
0x86	DPS	DPTR Select (Bit 0)

13.1.3 Special Function Registers

The four SFRs listed here are related to CPU operation and program execution. Except for the Stack Pointer (SP), each of the registers is bit addressable.

0x81	SP	Stack Pointer
0xD0	PSW	Program Status Word



0xE0	ACC	Accumulator Register
0xF0	В	B Register

Table 13-4 lists PSW bit functions.

Table 13-4. PSW Register - SFR 0xD0

Bit	Function
PSW.7	CY - Carry flag. This is the unsigned carry bit. The CY flag is set when an arithmetic operation results in a carry from bit 7 to bit 8, and cleared otherwise. In other words, it acts as a virtual bit 8. The CY flag is cleared on multiplication and division. See the 'PSW Flags Affected' column in Table 13-2 on page 162.
PSW.6	AC - Auxiliary carry flag. Set to '1' when the last arithmetic operation resulted in a carry into (during addition) or borrow from (during sub- traction) the high order nibble, otherwise cleared to '0' by all arithmetic operations. See the 'PSW Flags Affected' column in Table 13-2 on page 162.
PSW.5	F0 - User flag 0. Available to Astoria firmware for general purpose.
PSW.4 PSW.3	RS1 - Register bank select bit 1. RS0 - Register bank select bit 0. RS1:RS0 select a register bank in internal RAM: RS1 RS0 - Register bank 0, addresses 0x00-0x07 00Register bank 1, addresses 0x08-0x0F 10Register bank 2, addresses 0x10-0x17 11Register bank 3, addresses 0x18-0x1F
PSW.2	OV - Overflow flag. This is the signed carry bit. The OV flag is set when a positive sum exceeds 0x7F or a negative sum (in two's compli- ment notation) exceeds 0x80. After a multiply, OV = 1 if the result of the multiply is greater than 0xFF. After a divide, OV = 1 if a divide-by-0 occurred. See the 'PSW Flags Affected' column in Table 13-2 on page 162.
PSW.1	F1 - User flag 1. Available to Astoria firmware for general purpose.
PSW.0	P - Parity flag. Contains the modulo-2 sum of the 8 bits in the accumulator (for example, set to '1' when the accumulator contains an odd number of '1' bits, set to '0' when the accumulator contains an even number of '1' bits).

14. Input/Output



Astoria has two input/output systems:

- A set of programmable I/O pins
- A programmable I²C bus controller

The I/O pins are configurable for a general purpose I/O or for alternate functions (GPIF data, SDIO, USART, and others). This chapter describes the use of the pins in the general purpose configuration, and the methods by which the pins may be configured for alternate functions

This chapter also gives both the programming information for the I^2C interface and the operating details of the EEPROM bootloader. The role of the bootloader is described in the Enumeration and ReNumeration $^{\text{TM}}$ chapter on page 35.

14.1 I/O Ports

Astoria's I/O ports are implemented differently than those of a standard 8051 and are derived from FX2LP's I/O ports.

Astoria has up to four 8-pin bidirectional I/O ports, labeled A^{**}, B, C, and D. Individual I/O pins are labeled P*x*.*n*, where *x* is the port (A, B, C or D) and *n* is the pin number (0 to 7).

Note Only three pins are accessible externally on Port A. See Table 1-3 for more details about port pins. Since Astoria is derived from FX2LP, I/O port E related control and configuration registers are available but this port is not externally accessible.

Each port is associated with a pair of registers:

- An OEx register (where x is A, B, C, D, or E), which sets the input/output direction of each of the 8 pins (0 = input, 1 = output). See the OEx register on page 168.
- An IOx register (where x is A, B, C, D, or E). Values written to IOx appear on the pins which are configured as outputs; values read from IOx indicate the states of the 8 pins, regardless of input/output configuration. See the IOx register on page 169.


Most I/O pins have alternate functions which may be selected using configuration registers. Each alternate function is unidirectional; Astoria 'knows' whether the function is an input or an output, so when an alternate configuration is selected for an I/ O pin, the corresponding OEx bit is ignored (see Figures Figure 14-2 on page 169 and Figure 14-3 on page 170).


The default (power on reset) state of all I/O ports is:

- Alternate configurations off
- All I/O pins configured as inputs

Figure 14-1 on page 168 shows the basic structure of an Astoria I/O pin.







14.2 SFR Registers

OEA	Port A Output Enable							
b7	b6	b5	v4	v3	b2	b1	b0	
D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	

OEB	Port B Output Enable						
b7	b6	b5	b4	b3	b2	b1	b0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

OEC	Port C Output Enable							
b7	b6	b5	b4	b3	b2	b1	b0	
D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	

OED	Port D Output Enable						
b7	b6	b5	b4	b3	b2	b1	b0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

OEE	Port E Output Enable							
b7	b6	b5	b4	b3	b2	b1	b0	
D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	



IOA			Port A (Bit-A	Addressable)			SFR 0x80
b7	b6	b5	b4	b3	b2	b1	b0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
x	x	x	x	x	х	х	x
ЮВ			Port B (Bit-A	Addressable)			SFR 0x90
b7	b6	b5	b4	b3	b2	b1	b0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
x	x	x	x	x	х	х	х
IOC			Port C (Bit-A	Addressable)			SFR 0xA0
b7	b6	b5	b4	b3	b2	b1	b0

100	Torro (Dir-Addressable)								
b7	b6	b5	b4	b3	b2	b1	b0		
D7	D6	D5	D4	D3	D2	D1	D0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
x	x	x	x	x	x	x	x		

IOD	DD Port D (Bit-Addressable)									
b7	b6	b5	b4	b3	b2	b1	b0			
D7	D6	D5	D4	D3	D2	D1	D0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
x	x	x	x	x	x	x	x			

14.3 I/O Port Alternate Functions

Each I/O pin may be configured for an alternate (for example, non general purpose I/O) function. These alternate functions are selected through various configuration registers, as described here.

The I/O pin logic for alternate function outputs is slightly different than for alternate function inputs, as shown in Figures 14-2 (output) and 14-3 (input).




Figure 14-2. I/O Pin Logic when Alternate Function is an OUTPUT

a) General-Purpose I/O Configuration

b) Alternate-Function Configuration



Figure 14-2 shows an I/O pin whose alternate function is always an output.

In Figure 14-2a, the I/O pin is configured for a general purpose I/O. In this configuration, the alternate function is disconnected and the pin functions normally.

In Figure 14-2b, the I/O pin is configured as an alternate-function output. In this configuration, the IOx/OEx output buffer is disconnected from the I/O pin, so writes to IOx and OEx have no effect on the I/O pin. 'Reads' from IOx, however, continue to work normally; the state of the I/O pin (and the state of the alternate function) is always available.

Figure 14-3 shows an I/O pin whose alternate function is always an input.

In Figure 14-3a, the I/O pin is configured for general purpose I/O. There is an important difference between alternate-function inputs and the alternate function outputs shown earlier in Figure 14-2 on page 169:

Note Alternate-function inputs are never disconnected; they are always listening.

If the alternate function's interrupt is enabled, signals on the I/O pin may trigger that interrupt. If the pin is to be used only for general purpose I/O, the alternate function's interrupt must be disabled.




Figure 14-3. I/O Pin Logic when the Alternate Function is an INPUT

a) General-Purpose I/O Configuration

b) Alternate-Function Configuration

In Figure 14-3b, the I/O pin is configured as an alternate function input. Just as with alternate function outputs, the IOx/OEx output buffer is disconnected from the I/O pin, so writes to IOx and OEx have no effect on the I/O pin. 'Reads' from I/Ox, however, continue to work normally; the state of the I/O pin (and therefore, the input to the alternate function) is always available.

14.3.1 Port A Alternate Functions

Alternate functions for the Port A pins are selected by bits in three registers, as shown in Tables 14-1 and 14-2.

Table 14-1. Register Bits that Select Port A Alternate Functions

	b7	b6	b5	b4	b3	b2	b1	b0
IFCONFIG								
(0xE601)	IFCLKSRC	3048MHZ	IFCLKOE	IFCLKPOL	ASYNC	GSTATE	IFCFG1	IFCFG0
SIB_NAND_CFG (0xE22B)	-	FULL_SDIO_E NABLE	SD1_DISABLE	RB4_ENB	RB3_ENB	RB2_ENB	SD_SEL	NAND_SD_SE L



Port A Pin	Alternate Function	Alternate Function is Selected By						
PA.0	N/A[1]	N/A						
PA.1	N/A	N/A						
PA.2	N/A	N/A						
PA.3	N/A	N/A						
PA.4	N/A	N/A						
PA.5	N/A	N/A						
PA.6	SD2_CLK	IFCFG1 = 1, IFCFG0 = 1, NAND_SD_SEL=1						
PA.7 SD2_CMD IFCFG1 = 1, IFCFG0 = 1, NAND_SD_SEL=1								
[1] Pins PA[0:4] a	[1] Pins PA[0:4] are not externally accessible.							

Table 14-2. Port A Alternate Function Configuration

[1] PINS PA[0:4] are not externally accessible.

14.3.2 Port B and Port D Alternate Functions

When IFCFG1 = 1, all eight Port B pins are configured for an alternate configuration (FIFO Data 7:0). When IFCFG1 = 1 and IFCFG0=1, all eight Port B pins are configured for an alternate configuration SD2_D[0:7]

When IFCFG1 = 1 and IFCFG0=1, all eight Port D pins are configured for an alternate configuration SD_D[0:7].

	b7	b6	b5	b4	b3	b2	b1	b0
IFCONFIG								
(0xE601)	IFCLKSRC	3048MHZ	IFCLKOE	IFCLKPOL	ASYNC	GSTATE	IFCFG1	IFCFG1
SIB_NAND_CFG (0xE22B)	-	FULL_SDIO_ ENABLE	SD1_DISABLE	RB4_ENB	RB3_ENB	RB2_ENB	SD_SEL	NAND_SD_SEL

Table 14-4. Port B Alternate-Function Configuration

Port B Pin	Alternate Function	Alternate Function is Selected By	Alternate Function is Described in
PB.7:0	GPIF_D[7:0]	IFCFG1 = 1, IFCFG0 = 0, NAND_SD_SEL=0	PB.7:0
PB.7:0	SD2_D[7:0]	IFCFG1 = 1, IFCFG0 = 1, NAND_SD_SEL=1	PB.7:0

Table 14-5. Port D Alternate-Function Configuration

	Port D Pin	Alternate Function	Alternate Function is Selected By	Alternate Function is Described in
I	PD.7:0	SD_D[7:0]	IFCFG1 = 1, IFCFG0 = 1, SD1_DISABLE=0	PD.7:0



14.3.3 Port C Alternate Functions

Each Port C pin may be individually configured for an alternate function used for the SD/MMC interface..

Table 14-6. Register Bits That Select Port C Alternate Functions

	b7	b6	b5	b4	b3	b2	b1	b0
IFCONFIG (0xE601)	IFCLKSRC	3048MHZ	IFCLKOE	IFCLKPOL	ASYNC	GSTATE	IFCFG1	IFCFG1
SIB_NAND _CFG	-	FULL_SDIO_ ENABLE	SD1_DISABLE	RB4_ENB	RB3_ENB	RB2_ENB	SD_SEL	NAND_SD_SEL

Table 14-7. Port C Alternate Function Configuration

Port C Pin	Alternate Function	Alternate Function is Selected By
PC.0	SD2_POW	IFCFG1 = 1, IFCFG0 = 1, NAND_SD_SEL=1
PC.1	SD_WP	IFCFG1 = 1, IFCFG0 = 1, SD1_DISABLE=0
PC.2	SD2_WP	IFCFG1 = 1, IFCFG0 = 1, NAND_SD_SEL=1
PC.3	SD_CMD	IFCFG1 = 1, IFCFG0 = 1, SD1_DISABLE=0
PC.4	SD_CD	IFCFG1 = 1, IFCFG0 = 1, SD1_DISABLE=0
PC.5	SD2_CD	IFCFG1 = 1, IFCFG0 = 1, NAND_SD_SEL=1
PC.6	SD_POW	IFCFG1 = 1, IFCFG0 = 1, SD1_DISABLE=0
PC.7	SD_CLK	IFCFG1 = 1, IFCFG0 = 1, SD1_DISABLE=0



14.4 I²C Bus Controller

The I²C bus controller uses the SCL (Serial Clock) and SDA (Serial Data) pins, and performs two functions:

- General purpose interfacing to I²C peripherals
- Boot loading from a serial EEPROM

Note Pull up resistors are required on the SDA and SCL lines when configured in Extended interface mode. Each line must be pulled up to Vcc through a 2.2 K ohm resistor.

The bus frequency defaults to approximately 100 kHz for compatibility, and it can be configured to run at 400 kHz for devices that support the higher speed.

14.4.1 Interfacing to I²C Peripherals

Figure 14-4 illustrates the waveforms for an I²C transfer. SCL and SDA are open drain Astoria pins which must be pulled up to Vcc with external resistors. Astoria is a bus master only, meaning that it generates clock pulses on SCL. Once the master drives SCL low, external slave devices can hold SCL low to extend clock-cycle times.

Serial data is permitted to change state only while SCL is low, and must be valid while SCL is high. Two exceptions to this rule are the 'start' and 'stop' conditions. A 'start' condition is defined as a high-to-low transition on SDA while SCL is high, and a 'stop' condition is defined as a low-to-high transition on SDA while SCL is high. Data is sent MSB first. During the last bit time (clock #9 in Figure 14-4), the transmitting device floats the SDA line to allow the receiving device to acknowledge the transfer by pulling SDA low.

14.4.1.1 Multiple Bus Masters

Astoria acts only as a bus master, never as a slave. Conflicts with a second master can be detected, however, by checking for BERR=1 (see section 14.4.2.1 I2CS Register on page 174).


Each peripheral (slave) device on the I2C bus has a unique address. The first byte of an I2C transaction contains the address of the desired peripheral. Figure 14-5 shows the format for this first byte, which is sometimes called a control byte.

Astoria sends the <u>bit</u> sequence shown in Figure 14-5 to select the peripheral at <u>a particular</u> address, to establish the transfer direction (using R/W), and to determine if the peripheral is present by testing for ACK.

The four most significant bits (SA3:0) are the peripheral chip's slave address. I^2C devices are internally hardwired to preassigned slave addresses by device type. EEPROMs, for instance, are assigned slave address 1010. The next three bits (DA2:0) usually reflect the states of the device's address pins. A device with three address pins can be strapped to one of eight distinct addresses, which allows, for example, up to eight serial EEPROMs to be individually addressed on one I^2C bus.

The eighth bit (R/\overline{W}) sets the direction for the data transfer to follow (1 = master read, 0 = master write). Most address transfers are followed by one or more data transfers, with the 'stop' condition generated after the last data byte is transferred.

In Figure 14-5, the master clocks the 7 bit slave/device address out on SDA, then sets the R/W bit high at clock 8, indicating that a read transfer follows this address byte. At clock 9, the master releases SDA and treats it as an input; the peripheral device responds to its address by asserting ACK. At clock 10, the master begins to clock in data from the slave on the SDA pin.








Figure 14-5. Addressing an I²C Peripheral



14.4.2 Registers

The three registers shown in this section are used to conduct transfers over the I²C bus.

14.4.2.1 I2CS Register

I2CS	CS I2C Bus Control and Status									
b7	b6	b5	b4	b3	b2	b1	b0			
START	STOP	LASTRD	ID1	ID0	BERR	ACK	DONE			
R/W	R/W	R/W	R	R	R	R	R			
0	0	0	x	x	0	0	0			

Bit 7: START. When START = 1, the next write to I2DAT generates a 'start' condition followed by the byte of data written to I2DAT. The START bit is automatically cleared to 0 after the ACK interval (clock 9 in Figure 14-4 on page 173). START is a control bit.

Bit 6: STOP. When STOP = 1 after the ACK interval (clock 9 in Figure 14-4 on page 173), a 'stop' condition is generated. STOP may be set by firmware at any time before, during, or after the 9-bit data transaction. STOP is automatically cleared after the 'stop' condition is generated. STOP is a control bit.

An interrupt request is available to signal that the stop condition is complete; see STOPIE, below.

Bit 5: LASTRD. An I2C master reads data by floating the SDA line and issuing clock pulses on the SCL line. After every eight bits, the master drives SDA low for one clock to indicate ACK. To signal the last byte of a multi-byte transfer, the master floats SDA at ACK time to instruct the slave to stop sending. LASTRD is a control bit.

When LASTRD = 1 at ACK time, Astoria floats the SDA line. The LASTRD bit may be set at any time before or during the data transfer; it is automatically cleared after the ACK interval.

Note Setting LASTRD does not automatically generate a 'stop' condition. At the end of a read transfer, the STOP bit should also be set.

Bits 3 and 4: ID1, ID0. These bits are automatically set by the boot loader to indicate the Boot EEPROM addressing mode. They are normally used only for debug purposes; for full details, see section 14.5 EEPROM Boot Loader on page 176.

Bit 2: BERR. This bit indicates a bus error. BERR=1 indicates that there was bus contention during the preceding transfer, which results when an outside device drives the bus when it should not, or when another bus master wins arbitration and takes control of the bus. BERR is a status bit.

When a bus error is detected, Astoria immediately cancels its current transfer, floats the SCL and SDA lines, and sets DONE and BERR. BERR remains set until it is updated at the next ACK interval. The I²C master does not drive SCL till BERR is reset. If the bus error causes the master to detect bus contention and slave to be stuck in the middle of a transfer. Then there is no in-built contention resolution method to workaround this deadlock. If there is a possibility of this condition then the design must implement a method of resetting the slave or clocking the slave till the next ACK.

Note DONE is set with BERR only when bus contention occurs **during** a transfer. If BERR is set and the bus is still busy when firmware attempts to restart a transfer, that transfer request is ignored and the DONE flag is **not** set. If contention is expected, therefore, Astoria firmware should incorporate a timeout to test for this condition. See Steps 1 and 3 of Section 14.4.3 and Section 14.4.4.



Bit 1: ACK. During the ninth clock of a write transfer, the slave indicates reception of the byte by driving SDA low to acknowledge the byte it just received. Astoria floats SDA during this time, samples the SDA line, and updates the ACK bit with the complement of the detected value: ACK = 1 indicates that the slave acknowledged the transfer, and ACK = 0 indicates the slave did not. ACK is a status bit.

The ACK bit is only meaningful after a write transfer. After a read transfer, its state should be ignored.

Bit 0: DONE. Astoria sets this bit whenever it completes a byte transfer. Astoria also generates an interrupt request when it sets the DONE bit. The DONE bit is automatically cleared when the I2DAT register is read or written, and the interrupt request bit is automatically cleared by reading or writing the I2CS or I2DAT registers (or by clearing EXIF.5 to 0). DONE is a status bit.

14.4.2.2 I2CDAT Register

I2DAT	I2C Bus Data E679						
b7	b6	b5	b4	b3	b2	b1	b0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
x	x	x	x	x	x	х	x

Writing to I2DAT initiates a write transfer on the I²C bus; the value written to I2DAT is then transferred. Reading from I2DAT retrieves the data that was transferred in the previous read transfer and (with one exception) initiates another read transfer. To retrieve data from the previous read transfer without initiating another transfer, I2DAT must be read during the generation of the 'stop' condition. See Step 13 of section 14.4.4 Receiving Data on page 176 for details.

14.4.2.3 I2CTL Register

I2CTL		I2C Bus Mode					
b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0	STOPIE	400KHZ
R	R	R	R	R	R	R/W	R/W
0	0	0	0	0	0	0	0

I2CTL configures the bus. Data is transferred to and from the bus through the I2DAT register. The I2CS register controls the transfers and reports various status conditions.

Bit 1: STOPIE. Setting this bit to '1' enables the STOP bit Interrupt Request, which is activated when the STOP bit makes a 1-to-0 transition (for example, when generation of a 'stop' condition is complete). STOPIE is a control bit.

Bit 0: 400KHZ. When this bit is at its default value of '0', SCL is driven at approximately 100 kHz. Setting this bit to '1' causes Astoria to drive SCL at approximately 400 kHz. 400KHZ is a control bit.

14.4.3 Sending Data

To send a multiple byte data record, follow these steps:

- 1. Set START=1. If BERR=1, start timer. The timeout should be at least as long as the longest expected Start-to-Stop interval on the bus.
- 2. Write the 7-bit peripheral address and the direction bit (0 for a write) to I2DAT.
- 3. Wait for DONE=1 or for timer to expire*. If BERR=1, go to step 1.
- 4. If ACK=0, go to step 9.
- 5. Load I2DAT with a data byte.
- 6. Wait for DONE=1*. If BERR=1, go to step 1.
- 7. If ACK=0, go to step 9.
- 8. Repeat steps 5-7 for each byte until all bytes have been transferred.
- 9. Set STOP=1. Wait for STOP = 0 before initiating another transfer.



14.4.4 Receiving Data

To read a multiple-byte data record, follow these steps:

- 1. Set START=1. If BERR = 1, start timer. The timeout should be at least as long as the longest expected Start-to-Stop interval on the bus.
- 2. Write the 7-bit peripheral address and the direction bit (1 for a read) to I2DAT.
- 3. Wait for DONE=1 or for timer to expire*. If BERR=1, go to step 1.
- 4. If ACK=0, set STOP=1 and go to step 15.
- 5. Read I2DAT to initiate the first burst of nine SCL pulses to clock in the first byte from the slave. Discard the value that was read from I2DAT.
- 6. Wait for DONE=1. If BERR=1, go to step 1.
- 7. Read the just-received byte of data from I2DAT. This read also initiates the next read transfer.
- 8. Repeat steps 6 and 7 for each byte until ready to read the second-to-last byte.
- 9. Wait for DONE=1. If BERR=1, go to step 1.
- 10. Before reading the second-to-last I2DAT byte, set LASTRD=1.
- 11. Read the second-to-last byte from I2DAT. With LASTRD=1, this initiates the final byte read on the bus.
- 12. Wait for DONE=1. If BERR=1, go to step 1.
- 13. Set STOP=1.
- 14. Read the final byte from I2DAT immediately (the next instruction) after setting the STOP bit. By reading I2DAT *while* the 'stop' condition is being generated, the just-received data byte is retrieved *without* initiating an extra read transaction (nine more SCL pulses) on the I2Cbus.
- 15. Wait for STOP = 0 before initiating another transfer.

14.5 EEPROM Boot Loader

In Debug mode or In Debug mode with extended interface mode, whenever the Astoria is taken out of reset via the reset pin, its bootloader checks for the presence of an EEPROM on the l²C bus. If an EEPROM is detected, the loader reads the first EEPROM byte to determine how to enumerate. The various enumeration modes are described in the Enumeration and ReNumeration[™] chapter on page 35.

The Astoria bootloader supports two I²C EEPROM types:

- EEPROMs with slave address 1010 that use an 8-bit internal address (for example, 24LC00, 24LC01/B, 24LC02/B).
- EEPROMs with slave address 1010 that use a 16-bit internal address (for example, 24AA64, 24LC128, 24AA256).

EEPROMs with densities up to 256 bytes require only a single address byte; larger EEPROMs require two address bytes. Astoria must determine which EEPROM type is connected — one or two address bytes — so that it can properly read the EEPROM.

Astoria uses EEPROM device-address pins A2, A1, and A0 to determine whether to send out one or two bytes of address. As shown in Table 14-8, single byte address EEPROMs must be strapped to address 000, while double byte address EEPROMs must be strapped to address 001.

Note Many single byte address EEPROMs are special cases, because the EEPROM responds to all eight device addresses. If one of these EEPROM's is used for boot loading, no other EEPROMs may share the bus. Consult the EEPROM datasheet for details.



After determining whether a one or two byte address EEPROM is attached, Astoria reports its results in the ID1 and ID0 bits, as shown in Table 16-12.

ID1	ID0	Meaning
0	0	No EEPROM detected
0	1	One byte address load EEPROM detected
1	0	Two byte address load EEPROM detected
1	1	Not used

Note Astoria does not check for bus contention during the bootloading process; if another I²C master is sharing the bus, that master must not attempt to initiate any transfers while the Astoria bootloader is running.

Table 14-8. Strap Boot EEPROM Address Lines to These Values

Bytes	Example EEPROM	A2	A1	A0
16	24LC00[1]	N/A	N/A	N/A
128	24LC01	0	0	0
256	24LC02	0	0	0
4K	24LC32	0	0	1
8K	24LC64	0	0	1
16K	24LC128	0	0	1

[1] This EEPROM does not have device address pins.

Input/Output



15. Timers and Serial Interface



Astoria's timer and serial interface are very similar to the EZ-USB FX2LP, with some differences. This chapter gives you technical information about how to configure and use the timer and serial interface.

Astoria does not support the Counter Function. Features supported by Astoria's Timers and Serial interface are subset of features supported by EZ-USB FX2LP. Please see Chapter 14 of the EZ-USB TRM for more details on FX2LP's Timers and Serial Interfaces.

15.1 Timers

Astoria includes three timers (Timer 0, Timer 1, and Timer 2). Each timer operates with a clock rate based on Astoria's internal clock (CLKOUT). Timers 1 and 2 may be used for baud clock generation for the serial interface (see section 15.2 Serial Interface on page 180 for details of the serial interface).

Note Astoria can be configured to operate at 12, 24, or 48 MHz. In timer mode, the timer/counters run at the same speed as Astoria, and they are not affected by the CLKOE and CLKINV configuration bits (CPUCS.1 and CPUCS.2).

Each timer consists of a 16 bit register that is accessible to software as two SFRs.

- Timer 0 TH0 and TL0
- Timer 1 TH1 and TL1
- Timer 2 TH2 and TL2

15.1.1 EZ-USB FX2LP and West Bridge Astoria Differences

The implementation of the timers is similar to that of the EZ-USB FX2LP. Table 17-1 summarizes the differences in timer implementation between the EZ-USB FX2LP and Astoria.

Feature	EZ-USB FX2LP	Astoria
Number of timers	3	3
Timer 0/1 overflow available as output signals	Yes; T0OUT, T1OUT (one CLKOUT pulse)	No
Timer 2 output enable	Yes	n/a
Timer 2 down-count enable	No	n/a
Timer 2 overflow available as output signal	Yes; T2OUT (one CLKOUT pulse)	n/a

Table 15-1. Timer Implementation Comparison

The key difference in Astoria's timer features is that Astoria does not give any external signals to or from timers. All the timers are used for internal logic only.

15.1.2 Timer and Controller Mode

See the EZ-USB FX2LP TRM Section 14.2.2 to 14.2.7 for details on Timer 0, Timer 1 and Timer 2 control registers and their mode of operation. Astoria does not give any external signal to/from timers. Details on external Input to timers and output from timers are not applicable for West Bridge Astoria's Timers.



15.2 Serial Interface

Astoria provides two serial ports. The serial port 0 operates almost exactly as a standard 8051 serial port; depending on the configured mode (see Table 15-2), its baud-clock source can be CLKOUT/4 or CLKOUT/12, Timer 1, Timer 2, or the High-Speed Baud Rate Generator (see section 17.3.2 High-Speed Baud Rate Generator on page 202). Astoria's serial interface is derived from EZ-USB FX2LP. EZ-USB FX2LP has two serial ports, port 0 and port. West Bridge Astoria provides access to only one serial port, port 0 although Astoria contains registers for setting serial port 1, the signals related to port 1 are not externally available.

Each serial port operates only in asynchronous mode. The serial port operates in full duplex mode. Astoria double buffers the incoming data so that a byte of incoming data can be received while the firmware is reading the previously received byte.

Each serial port can operate in one of four modes, as outlined in Table 15-2.

Table	15-2	Serial	Port	Modes
iubic	10 2.	ocnar	1 011	iniouco.

Mode	Sync/ Async	Baud-Clock Source	Data Bits	Start/Stop	9th Bit Function
0	N/A	N/A	N/A	N/A	N/A
1	Async	Timer 1 Timer 2 High-Speed Baud Rate Generator	8	1 start, 1 stop	None
2	Async	CLKOUT/32 or CLKOUT/64	9	1 start, 1 stop	0, 1, or parity
3	Async	Timer 1 Timer 2 High-Speed Baud Rate Generator	9	1 start, 1 stop	0, 1, or parity
Note: The High-Speed Baud Rate Generator provides 115.2K or 230.4K baud rates Mode 0 is not supported in Astoria.					

The registers associated with the serial ports are:.Since Serial Interface is derived from EZ-USB FX2LP, the associated registers are same as that of FX2LP but Port 1 and associate functionality is not externally available in WB Astoria as well as Synchronous mode 0 is not supported in Astoria.

- PCON (SFR 0x87) Bit 7, Serial Port rate control
- SMOD0
- SCON0 (SFR 0x98) Serial Port control
- SBUF0 (SFR 0x99) Serial Port transmit/receive buffer
- T2CON (SFR 0xC8) Baud clock source for modes 1 and 3
- UART230 (0xE608) High-Speed Baud Rate Generator enable

15.2.1 EZ-USB FX2LP and West Bridge Astoria Differences

Table 15-3. Serial Interface Implementation Comparison

Feature	FX2LP	Astoria
Number of serial ports	2	1
Framing error detection	not implemented	not implemented
Slave address comparison for multiprocessor communication	not implemented	not implemented



15.2.2 Serial Interface Configuration Register and Mode

See the EZ-USB TRM sections 14.3.1 to 14.3.7 for detail on associated registers and the modes.

Notes

- Astoria does not have serial port 1 so details related to serial port 1 are invalid for West Bridge Astoria.
- Astoria does not support mode 0.

Timers and Serial Interface





Table 16 on page 183 is a summary of all Astoria registers.

In the 'b7-b0' columns, bit positions that contain a '0' or a '1' cannot be written to and, when read, always return the value shown ('0' or '1'). Bit positions that contain '-' are available but unused.

The 'Default' column shows each register's hard reset value ('x' indicates 'undefined').

The 'MCU Access' column indicates each register's read or write, or both accessibility from firmware.

The 'P-Port Access' column indicates each register's read or write, or both accessibility from P-Port

CYPRESS

Register Summary

Table 16-1. Astoria Registers and Buffers

MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
80	N/A	1	IOA ⁽¹⁾	Port A (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
81	N/A	1	SP	Stack Pointer	D7	D6	D5	D4	D3	D2	D1	D0	00000111	RW	N/A	
82	N/A	1	DPL0	Data Pointer 0 L	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW	N/A	
83	N/A	1	DPH0	Data Pointer 0 H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW	N/A	
84	N/A	1	DPL1 ⁽¹⁾	Data Pointer 1 L	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW	N/A	
85	N/A	1	DPH1 ⁽¹⁾	Data Pointer 1 H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW	N/A	
86	N/A	1	DPS1 ⁽¹⁾	Data Pointer 0/1 Select	0	0	0	0	0	0	0	SEL	00000000	rrrrrrb	N/A	
87	N/A	1	PCON	Power Control	SMOD0	0	1	1	0	0	0	IDLE	00110000	brrrrrb	N/A	
88	N/A	1	TCON	Timer/Counter Control (bit addressable)	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ІТО	00000000	RW	N/A	
89	N/A	1	TMOD	Timer/Counter Mode Control	GATE1	CT1	M11	M01	GATE0	СТО	M10	M00	00000000	RW	N/A	
8A	N/A	1	TL0	Timer0 Reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
8B	N/A	1	TL1	Timer 1 Reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
8C	N/A	1	TH0	Timer 0 Reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW	N/A	
8D	N/A	1	TH1	Timer 1 Reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW	N/A	
8E	N/A	1	CKCON ⁽¹⁾	Clock Control	0	0	T2M	T1M	том	MD2	MD1	MD0	00000001	rrbbbbbb	N/A	MOVX = 3 instr. cycles (default)
8F	N/A	1	Reserved													
90	N/A	1	IOB ⁽¹⁾	Port B (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
91	N/A	1	EXIF ⁽¹⁾	External Inter- rupt Flags	IE5	IE4	I2CINT	USBINT	1	0	0	0	00001000	bbbbrrrr	N/A	
92	N/A	1	MPAGE ⁽¹⁾	Upper Address Byte of MOVX using@R0/@R1	A15	A14	A13	A12	A11	A10	A9	A8	0000000	RW	N/A	Used with the indi- rect addressing instructions, i.e. MOVX @R0,A where MPAGE = upper addr byte and R0 con- tains lower addr byte an app. example would be to copy EP1 out/in data to a buffer
93	N/A	5	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
98	N/A	1	SCON0	Serial Port 0 Control (bit addressable)	SM0_0	SM1_0	SM2_0	REN_0	тв8_0	RB8_0	TI_0	RI_0	00000000	RW	N/A	
99	N/A	1	SBUF0	Serial Port 0 Data Buffer	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
9A	N/A	1	AUTOPTRH1 ⁽¹⁾	Auto Pointer Address 1 High	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW	N/A	
9B	N/A	1	AUTOPTRL1 ⁽¹⁾	Auto Pointer Address 1 Low	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW	N/A	
9C	N/A	1	Reserved									1				
9D	N/A	1	AUTOPTRH2 ⁽¹⁾	Auto Pointer Address 2 High	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW	N/A	
9E	N/A	1	AUTOPTRL2 ⁽¹⁾	Auto Pointer Address 2 Low	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW	N/A	
9F	N/A	1	Reserved													
A0	N/A	1	IOC ⁽¹⁾	Port C (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
A1	N/A	1	INT2CLR ⁽¹⁾	Interrupt 2 Clear	х	x	x	x	x	x	x	x	xxxxxxx	W1C	N/A	Writing any value to it will clear Interrupt 2.
A2	N/A	1	INT4CLR ⁽¹⁾	Interrupt 4 Clear	x	x	x	x	x	x	x	x	xxxxxxx	W1C	N/A	Writing any value to it will clear Interrupt 4.
A3	N/A	5	Reserved													
A8	N/A	1	IE	Interrupt Enable (bit addressable)	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	00000000	RW	N/A	
A9	N/A	1	Reserved													
АА	N/A	1	EP2468STAT ⁽¹⁾	Endpoints 2,4,6,8 Status Flags	EP8F	EP8E	EP6F	EP6E	EP4F	EP4E	EP2F	EP2E	01011010	R	N/A	Check Empty/Full status of EP 2,4,6,8 using MOV
АВ	N/A	1	EP24FIFOFLGS ⁽¹⁾	Endpoint 2,4 Slave FIFO Flags	0	EP4PF	EP4EF	EP4FF	0	EP2PF	EP2EF	EP2FF	00100010	R	N/A	Check Prg/Empty/ Full status of EP 2,4 slave FIFO using MOV instr
AC	N/A	1	EP68FIFOFLGS ⁽¹⁾	Endpoint 6,8 Slave FIFO Flags	0	EP8PF	EP8EF	EP8FF	0	EP6PF	EP6EF	EP6FF	01100110	R	N/A	Check Prg/Empty/ Full status of EP 6,8 slave FIFO using MOV instr
AD	N/A	2	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
AF	N/A	1	AUTOP- TRSETUP ⁽¹⁾	Auto Pointers 1 and 2 Setup	0	0	0	0	0	APTR2I NC	APTR1I NC	APTREN	00000110	rrrrbbb	N/A	APTRxINC=1 inc autopointers; APTRxINC=0 freeze autopointers APTREN=1 RD/WR strobes asserted when using MOVX version
В0	N/A	1	IOD ⁽¹⁾	Port D (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
B1	N/A	1	IOE ⁽¹⁾	Port E (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
B2	N/A	1	OEA ⁽¹⁾	Port A Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
В3	N/A	1	OEB ⁽¹⁾	Port B Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
B4	N/A	1	OEC ⁽¹⁾	Port C Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
B5	N/A	1	OED ⁽¹⁾	Port D Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
B6	N/A	1	OEE ⁽¹⁾	Port E Output Enable	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
B7	N/A	1	Reserved													
B8	N/A	1	IP	Interrupt Priority (bit addressable)	1	PS1	PT2	PS0	PT1	PX1	PT0	PX0	10000000	rbbbbbbb	N/A	
B9	N/A	1	Reserved													
ВА	N/A	1	EP01STAT ⁽¹⁾	Endpoint 0 and 1 Status	0	0	0	0	0	EP1INB SY	EP1OUT BSY	EP0BSY	00000000	R	N/A	Check EP0 and EP1 status using MOV instruction
вв	N/A	1	GPIFTRIG ⁽¹⁾	Endpoint 2,4,6,8 GPIF Slave Trig- ger	DONE	0	0	0	MECC_T RANS- FER	RW	EP1	EP0	10000100	rrrrbbbb	N/A	RW=1 reads, RW=0 writes; EP[1:0] = 00 EP2, = 01 EP4, = 10 EP6, = 11 EP8
BC	N/A	1	Reserved													
BD	N/A	1	GPIFSGLDATH ⁽¹⁾	GPIF Data High (16-bit mode only)	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW	N/A	Efficient versions of their MOVX buddies
BE	N/A	1	GPIFSGLDATLX ⁽¹⁾	GPIF Data Low w/Trigger	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
BF	N/A	1	GPIFSGLDATL- NOX ⁽¹⁾	GPIF Data Low, NoTrigger	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	Note: READ only, this should help you decide when to appropriately use it
C0	N/A	8	Reserved													
C8	N/A	1	T2CON	Timer Counter/ Control 2 (bit addressable)	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2	00000000	RW	N/A	
C9	N/A	1	Reserved													
CA	N/A	1	RCAP2L	Capture for timer 2, auto-reload, up counter	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
СВ	N/A	1	RCAP2H	Capture for timer 2, auto-reload, up counter	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW	N/A	
СС	N/A	1	TL2	Timer 2 Reload L	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
CD	N/A	1	TH2	Timer 2 Reload H	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW	N/A	
CE	N/A	2	Reserved													
D0	N/A	1	PSW	Program Status Word (bit addressable)	CY	AC	F0	RS1	RS0	ov	F1	Ρ	00000000	RW	N/A	
D1	N/A	7	Reserved													
D8	N/A	1	EICON ⁽¹⁾	External Inter- rupt Controller	SMOD1	1	ERESI	RESI	INT6 (Reserve d)	0	0	0	01000000	brbbbrrr	N/A	RESI - reflects D+ / WU/WU2 src while SUSPEND (PCON.1), clocks off
D9	N/A	7	Reserved													
E0	N/A	1	ACC	Accumulator (bit addressable)	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
E1	N/A	1	INT5CLR ⁽¹⁾	Interrupt 5 Clear	x	x	x	x	x	x	x	х	xxxxxxx	N/A	W1C	
E2	N/A	1	INT6CLR ⁽¹⁾	Interrupt 6 Clear	x	x	x	x	x	x	x	х	xxxxxxx	N/A	W1C	
E3	N/A	5	Reserved													
E8	N/A	1	EIE ⁽¹⁾	External Inter- rupt Enable	1	1	1	EX6	EX5	EX4	EMBINT	EUSB	11100000	N/A	rrrbbbbb	
E9	N/A	1	Reserved													
EA	N/A	1	EP3579STAT ⁽¹⁾	Endpoints 3,5,7,9 Status Flags	EP9F	EP9E	EP7F	EP7E	EP5F	EP5E	EP3F	EP3E	01011010	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
EB	N/A	1	EP35FIFOFLGS ⁽¹⁾	Endpoint 3,5 Slave FIFO Flags	0	EP5PF	EP5EF	EP5FF	0	EP3PF	EP3EF	EP3FF	00100010	R	N/A	
EC	N/A	1	EP79FIFOFLGS ⁽¹⁾	Endpoint 7,9 Slave FIFO Flags	0	EP9PF	EP9EF	EP9FF	0	EP7PF	EP7EF	EP7FF	01100110	R	N/A	
ED	N/A	3	Reserved													
F0	N/A	1	В	B (bit address- able)	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	
F1	N/A	7	Reserved													
F8	N/A	1	EIP ⁽¹⁾	External Inter- rupt Priority Con- trol	1	1	1	PX6	PX5	PX4	PMBINT	PUSB	11100000	rrrbbbbb	N/A	
F9	N/A	7	Reserved													
1. SFRs	not part of	f the sta	andard 8051 architectu	ire	-	<u>.</u>	-	-		-			-		- · · ·	
								MCU Regis	ters							
E200	N/A	1	SIB_CMD_REG_0	Contents of data to be sent on command bus.	CMD0[7]	CMD0[6]	CMD0[5]	CMD0[4]	CMD0[3]	CMD0[2]	CMD0[1]	CMD0[0]	00000000	RW	N/A	
E201	N/A	1	SIB_CMD_REG_1	Contents of data to be sent on command bus.	CMD1[7]	CMD1[6]	CMD1[5]	CMD1[4]	CMD1[3]	CMD1[2]	CMD1[1]	CMD1[0]	00000000	RW	N/A	
E202	N/A	1	SIB_CMD_REG_2	Contents of data to be sent on command bus.	CMD2[7]	CMD2[6]	CMD2[5]	CMD2[4]	CMD2[3]	CMD2[2]	CMD2[1]	CMD2[0]	00000000	RW	N/A	
E203	N/A	1	SIB_CMD_REG_3	Contents of data to be sent on command bus.	CMD3[7]	CMD3[6]	CMD3[5]	CMD3[4]	CMD3[3]	CMD3[2]	CMD3[1]	CMD3[0]	00000000	RW	N/A	
E204	N/A	1	SIB_CMD_REG_4	Contents of data to be sent on command bus.	CMD4[7]	CMD4[6]	CMD4[5]	CMD4[4]	CMD4[3]	CMD4[2]	CMD4[1]	CMD4[0]	00000000	RW	N/A	
E205	N/A	1	SIB_CMD_REG_5	Contents of data to be sent on command bus.	CMD5[7]	CMD5[6]	CMD5[5]	CMD5[4]	CMD5[3]	CMD5[2]	CMD5[1]	CMD5[0]	00000000	RW	N/A	
E206	N/A	1	SIB_CMD_REG_6	Contents of data to be sent on command bus.	CMD6[7]	CMD6[6]	CMD6[5]	CMD6[4]	CMD6[3]	CMD6[2]	CMD6[1]	CMD6[0]	00000000	RW	N/A	
E207	N/A	1	SIB_CMD_REG_7	Contents of data to be sent on command bus.	CMD7[7]	CMD7[6]	CMD7[5]	CMD7[4]	CMD7[3]	CMD7[2]	CMD7[1]	CMD7[0]	00000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E208	N/A	1	SIB_RESP_REG_ 0	Response Data received from the card on response bus.	RESP0[7]	RESP0[6]	RESP0[5]	RESP0[4]	RESP0[3]	RESP0[2]	RESP0[1]	RESP0[0]	00000000	R	N/A	
E209	N/A	1	SIB_RESP_REG_ 1	Response Data received from the card on response bus.	RESP1[7]	RESP1[6]	RESP1[5]	RESP1[4]	RESP1[3]	RESP1[2]	RESP1[1]	RESP1[0]	00000000	R	N/A	
E20A	N/A	1	SIB_RESP_REG_ 2	Response Data received from the card on response bus.	RESP2[7]	RESP2[6]	RESP2[5]	RESP2[4]	RESP2[3]	RESP2[2]	RESP2[1]	RESP2[0]	00000000	R	N/A	
E20B	N/A	1	SIB_RESP_REG_ 3	Response Data received from the card on response bus.	RESP3[7]	RESP3[6]	RESP3[5]	RESP3[4]	RESP3[3]	RESP3[2]	RESP3[1]	RESP3[0]	00000000	R	N/A	
E20C	N/A	1	SIB_RESP_REG_ 4	Response Data received from the card on response bus.	RESP4[7]	RESP4[6]	RESP4[5]	RESP4[4]	RESP4[3]	RESP4[2]	RESP4[1]	RESP4[0]	00000000	R	N/A	
E20D	N/A	1	SIB_RESP_REG_ 5	Response Data received from the card on response bus.	RESP5[7]	RESP5[6]	RESP5[5]	RESP5[4]	RESP5[3]	RESP5[2]	RESP5[1]	RESP5[0]	00000000	R	N/A	
E20E	N/A	1	SIB_RESP_REG_ 6	Response Data received from the card on response bus.	RESP6[7]	RESP6[6]	RESP6[5]	RESP6[4]	RESP6[3]	RESP6[2]	RESP6[1]	RESP6[0]	00000000	R	N/A	
E20F	N/A	1	SIB_RESP_REG_ 7	Response Data received from the card on response bus.	RESP7[7]	RESP7[6]	RESP7[5]	RESP7[4]	RESP7[3]	RESP7[2]	RESP7[1]	RESP7[0]	00000000	R	N/A	
E210	N/A	1	SIB_RESP_REG_ 8	Response Data received from the card on response bus.	RESP8[7]	RESP8[6]	RESP8[5]	RESP8[4]	RESP8[3]	RESP8[2]	RESP7[1]	RESP8[0]	00000000	R	N/A	
E211	N/A	1	SIB_RESP_REG_ 9	Response Data received from the card on response bus.	RESP9[7]	RESP9[6]	RESP9[5]	RESP9[4]	RESP9[3]	RESP9[2]	RESP9[1]	RESP9[0]	00000000	R	N/A	
E212	N/A	1	SIB_RESP_REG_ 10	Response Data received from the card on response bus.	RESP10 [7]	RESP10[6]	RESP10 [5]	RESP10[4]	RESP10[3]	RESP10 [2]	RESP10 [1]	RESP10[0]	00000000	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E213	N/A	1	SIB_RESP_REG_ 11	Response Data received from the card on response bus.	RESP11 [7]	RESP11[6]	RESP11 [5]	RESP11[4]	RESP11[3]	RESP11 [2]	RESP11 [1]	RESP11[0]	00000000	R	N/A	
E214	N/A	1	SIB_RESP_REG_ 12	Response Data received from the card on response bus.	RESP12 [7]	RESP12[6]	RESP12 [5]	RESP12[4]	RESP12[3]	RESP12 [2]	RESP12 [1]	RESP12[0]	00000000	R	N/A	
E215	N/A	1	SIB_RESP_REG_ 13	Response Data received from the card on response bus.	RESP13 [7]	RESP13[6]	RESP13 [5]	RESP13[4]	RESP13[3]	RESP13 [2]	RESP13 [1]	RESP13[0]	00000000	R	N/A	
E216	N/A	1	SIB_RESP_REG_ 14	Response Data received from the card on response bus.	RESP14 [7]	RESP14[6]	RESP14 [5]	RESP14[4]	RESP14[3]	RESP14 [2]	RESP14 [1]	RESP14[0]	00000000	R	N/A	
E217	N/A	1	SIB_RESP_REG_ 15	Response Data received from the card on response bus.	RESP15 [7]	RESP15[6]	RESP15 [5]	RESP15[4]	RESP15[3]	RESP15 [2]	RESP15 [1]	RESP15[0]	00000000	R	N/A	
E218	N/A	1	SIB_RESP_REG_ 16	Response Data received from the card on response bus.	RESP16 [7]	RESP16[6]	RESP16 [5]	RESP16[4]	RESP16[3]	RESP16 [2]	RESP16 [1]	RESP16[0]	00000000	R	N/A	
E219	N/A	1	SIB_CMD_FMT	Command for- mat configuration	P_END_ DIS	CMD- COMP	CMD- FRMT[5]	CMD- FRMT[4]	CMD- FRMT[3]	CMD- FRMT[2]	CMD- FRMT[1]	CMD- FRMT[0]	00100101	RW	N/A	CMDFRMT[5:0] = Field to select com- mand format 63/64 bit.
E21A	N/A	1	SIB_RESP_FMT_ 0	Response Field Configuration	RESPC ONF0[7]	RESPCO NF0[6]	RESPC ONF0[5]	RESPCO NF0[4]	RESPC ONF0[3]	RESPC ONF0[2]	RESPC ONF0[1]	RESPCO NF0[0]	01111110	RW	N/A	RESPCONF0[7:0] = LSB Response Field Configuration
E21B	N/A	1	SIB_RESP_FMT_ 1	Response Field Configuration	0	0	0	0	0	RESPC ONF1[2]	RESPC ONF1[1]	RESPCO NF1[0]	00000000	rrrrrbbb	N/A	RESPCONF1[2:0] = MSB Response Field Configuration
E21C	N/A	1	SIB_DATA_FMT_0	Data Field Con- figuration	NOBD[7]	NOBD[6]	NOBD[5]	NOBD[4]	NOBD[3]	NOBD[2]	NOBD[1]	NOBD[0]	00000001	RW	N/A	NOBD [7:0] = LSB Data field configuration



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E21D	N/A	1	SIB_DATA_FMT_1	Data Field Con- figuration	INTC- TRLBIT	EPDATA- WIDTH	EP_NU M[1]	EP_NUM[0]	NOB- DCONT[3]	NOB- DCONT[2]	NOB- DCONT[1]	NOB- DCONT[0]	0000000	RW	N/A	NOBDCONT[3:0] = NOBD continued. MSB Data field Con- figuration EP_NUM[1:0] = EP buffer , which MMC.SDIO will read.write data. 00:EP2 01:EP4 10:EP4 11:EP6
E21E	N/A	1	SIB_CRC_CFG	CRC Configura- tion Register	COR_C RC	MASK_C RC_STA TUS_ER R	0	R_CRC_ E_N	0	RD_CR C_EN	0	0	00010100	bbrbrbrr	N/A	
E21F	N/A	1	SIB_MODE_CFG	Mode Configura- tion Register	STOP_ CLOCK _EN	CARD_B USY_DE T	GCTL_S D_CLK_ DIS	EN_CMD _COMP	DATA- BUS- WIDTH[1]	DATA- BUS- WIDTH[0]	MODE[1]	MODE[0]	00000110	RW	N/A	DATABUS- WIDTH[1:0] = Data bus width :Not valid in SPI mode For MMC card 00: 1bit 01: 4bit 10: 8bit 11:reserved For SD/SDIO card 00:1bit data width 01:4 bit data width 10:reserved 11:reserved MODE[1:0] = Mode Configuration Regis- ter 00:reserved 01:MMC /MMC+ mode 10:SD/SDIO mode 11:SPI mode
E220	N/A	1	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E221	N/A	1	SIB_INTR_IN	Input Interrupts from 8051	0	0	RST- CONT	SEND- ABORT	0	RDDCA RD	WRD- CARD	SNDCMD	0000000	rrbbrbbb	N/A	The bits are in state "0" except for when the interrupts is received. These interrupts are cleared on Read by the SD controller block.
E222	N/A	1	SIB_INTR_OUT	Interrupt gener- ated by the SIB block	SDIO Interrupt	CRC- DATA	CRCRE SRCVD	DATASTR D	BLKDA- TASENT	RSP- TIME- OUT	RCV- DRES	CMD- SENT	00000000	W1C	N/A	
E223	N/A	1	SIB_CNTR_CFG_ 0	Idle Count regis- ters Set 1	0	MAX- CLK[6]	MAX- CLK[5]	MAX- CLK[4]	MAX- CLK[3]	MAX- CLK[2]	MAX- CLK[1]	MAX- CLK[0]	01000111	rbbbbbbb	N/A	MAXCLK[6:0] = Maximum number of clock cycles between command and response (NRC) Value of 0 – 0 clock cycles The user should pro- gram Counter value as "card NRC + 7" or higher.
E224	N/A	1	SIB_CNTR_CFG_ 1	Idle Count regis- ters Set 1	NUM- CLK[7]	NUM- CLK[6]	NUM- CLK[5]	NUM- CLK[4]	NUM- CLK[3]	NUM- CLK[2]	NUM- CLK[1]	NUM- CLK[0]	00001000	RW	N/A	NUMCLK[7:0] = Number of clock cycles between last bit of response and command (NRC)The value of 0 corre- sponds to 0 cycles
E225	N/A	1	SIB_CNTR_CFG_ 2	Idle Count regis- ters Set 2	NUM- CONSE[7]	NUM- CONSE[6]	NUM- CONSE[5]	NUM- CONSE[4]	0	0	0	0	10000000	bbbbrrrr	N/A	NUMCONSE[7:0] = Number of clock cycles between 2 consecutive com- mands (NCC)
E226	N/A	1	SIB_CNTR_CFG_ 3	Idle Count regis- ters Set 3	NUM- CRES[7]	NUM- CRES[6]	NUM- CRES[5]	NUM- CRES[4]	NUM- CRES[3]	NUM- CRES[2]	NUM- CRES[1]	NUM- CRES[0]	00000010	RW	N/A	NUMCRES[7:0] = Number of clock cycles between com- mand/response and write data (NWR). The 8051 issue port command



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E227	N/A	1	SIB_CNTR_CFG_ 4	Read data time- out count register	RDTM- OUT[7]	RDTM- OUT[6]	RDTM- OUT[5]	RDTM- OUT[4]	RDTM- OUT[3]	RDTM- OUT[2]	RDTM- OUT[1]	RDTM- OUT[0]	1111111	RW	N/A	RDTMOUT[7:0] = Count register for read data timeout This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E228	N/A	1	SIB_CNTR_CFG_ 5	Read data time- out count register	CNTR5[7]	CNTR5[6]	CNTR5[5]	CNTR5[4]	CNTR5[3]	CNTR5[2]	CNTR5[1]	CNTR5[0]	1111111	RW	N/A	CNTR5[7:0] = Count register for read data timeout This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E229	N/A	1	SIB_CNTR_CFG_ 6	Read data time- out count register	CNTR6[7]	CNTR6[6]	CNTR6[5]	CNTR6[4]	CNTR6[3]	CNTR6[2]	CNTR6[1]	CNTR6[0]	00001111	RW	N/A	CNTR6[7:0] = Count register for read data time-out This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
	-	-	- · · ·					Astoria Regi	sters						-	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E22A	N/A	1	SIB_READ_WAIT_ ENB	SDIO read wait enable register	0	0	0	0	0	0	0	EN	00000000	rmmb	N/A	
E22B	N/A	1	SIB_NAND_CFG	Storage Configu- ration Register	PAD_NA NDCFG	FULL_S DIO_EN ABLE	SD1_DI SABLE	NAND_R B4_ENB	NAND_R B3_ENB	NAND_ RB2_EN B	SD_SEL	NAND_S D_SEL	00000000	RW	N/A	
								MCU Regis	ters							
E22C	N/A	1	SIB_DATABLK_SI ZE0	The max. amount of data to be sent in one block (LSB)	DATABL KS0[7]	DATABL KS0[6]	DATABL KS0[5]	DATABLK S0[4]	DATABL KS0[3]	DATABL KS0[2]	DATABL KS0[1]	DATABLK S0[0]	0000000	RW	N/A	DATABLKS0[7:0] = Number of bytes of data to be sent to SD card in one block. This should be com- patible to BLOCK_LEN field programmed in SD card. The value of 0 corresponds to 1 byte. The max value of BLOCK_LEN is 512 bytes in SD card. The 8051 issue port command.
E22D	N/A	1	SIB_DATABLK_SI ZE1	The max. amount of data to be sent in one block (MSB)	0	0	0	0	DATABL KS1[3]	DATABL KS1[2]	DATABL KS1[1]	DATABLK S1[0]	0000010	rrrrbbbb	N/A	DATABLKS1[7:0] = Number of bytes of data to be sent to SD card in one block. This should be com- patible to BLOCK_LEN field programmed in SD card. The value of 0 corresponds to 1 byte. The max value of BLOCK_LEN is 512 bytes in SD card. The 8051 issue port command.
E22E	N/A	1	SIB_WR_DATA_C FG	Write data config- uration register	0	0	0	0	0	0	EXP- BUSY	EXP- CRCR	00000011	rrrrrbb	N/A	
E22F	N/A	1	SIB_CARD_CRC_ RESP	CRC response from the card after write com- mand	0	0	DATA_S M_BUS Y	COMMA ND_SM_ BUSY	CRCER R	CRCFC[2]	CRCFC[1]	CRCFC[0]	00001000	R	N/A	CRCFC[2:0] = CRC Response from the card. The 8051 issue port command
E230	N/A	1	SIB_RESP_REG_ 17	Response Data received from the card on response bus.	RESP17 [7]	RESP17[6]	RESP17 [5]	RESP17[4]	RESP17[3]	RESP17 [2]	RESP17 [1]	RESP17[0]	00000000	R	N/A	D[7:0] = RESP17



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E231	N/A	1	SIB_INTR_OUT_1	Interrupt gener- ated by the SIB block	BLOCK_ COMP	SPI_ACC _STAT	FIFO_O _DET	BLOCKS _RECEIV ED	CARD_D ET	INT_GG P[1]	INT_GG P[0]	CMD_CO MP_INT	0000XXX0	W1C	N/A	INT_GGP[1:0] = Trigerred corre- sponding to PAD_GGPI[1:0], mask==0, the inter- rupt will be reported to 8051 Bit1 for GPIO[0] and bit2 GPIO[1]
E232	N/A	1	SIB_INTR_IN_MA SK	SIB interrupt mask register	0	0	RSTCO NT_MA SK	SENDAB ORT_MA SK	0	RDDCA RD_MA SK	WRDCA RD_MA SK	SNDCMD _MASK	00000000	rrbbrbbb	N/A	
E233	N/A	1	SIB_INTR_OUT_E NABLE	SIB interrupt enable register 1	0	CRCDAT A_ENAB LE	CRCRE SRCVD _ENABL E	DATASTR D_ENAB LE	BLKDAT ASENT_ ENABLE	RSPTIM EOUT_E NABLE	RCVDR ES_ENA BLE	CMDSEN T_ENABL E	00000000	RW	N/A	
E234	N/A	1	SIB_INTR_OUT_1 _ENABLE	SIB interrupt enable register 2	BLOCK_ COMP_ ENABLE	SPI_ACC _STAT_E NABLE	FIFO_O _DET_E NABLE	BLOCKS _RECEIV ED_ENA BLE	CARD_D ET_ENA BLE	INT_GG P_ENAB LE[1]	INT_GG P_ENAB LE[0]	CMD_CO MP_INT_ ENABLE	00000000	RW	N/AN/A	
E235	N/A	1	SIB_SPI_CFG	SIB SPI configu- ration register	0	C_LOCK	OR	CI_ECC	IN_C_C TRL	ERR_R D	ST_TOK	SPI_CS	00000000	rwww- wbb	N/A	
								Astoria Regi	sters							
E236	N/A	1	SIB_CNTR_CFG_ 7	Read time coun- ter extension	0	0	0	CNTR7[4]	CNTR7[3]	CNTR7[2]	CNTR7[1]	CNTR7[0]	0000000	rrrbbbbb	N/A	CNTR7[4:0] = Count register for read data time-out This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E237	N/A	1	Reserved													
								MCU Regis	ters							
E238	N/A	1	PIB_MANUAL_CO MMIT_BCNT_LO	Eight lsb bits of the ten-bit byte count value	byte_co unt[7]	byte_cou nt[6]	byte_co unt[5]	byte_cou nt[4]	byte_cou nt[3]	byte_co unt[2]	byte_co unt[1]	byte_cou nt[0]	00000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E239	N/A	1	PIB_MANUAL_CO MMIT_BCNT_HI	Three msb bits of the ten-bit byte count value	0	0	0	0	0	byte_co unt[10]	byte_co unt[9]	byte_cou nt[8]	00000000	rrrrbbb	N/A	
E23A	N/A	1	PIB_MANUAL_CO MMIT_EPNUM	During Manual Commit Mode, this register stores the EP number for the P2U Transaction	0	0	manual_ commit_ valid[1]	manual_c ommit_va lid[0]	lep_num[3]	lep_num [2]`	lep_num [1]	lep_num[0]	0000000	rrbbbbbb	N/A	lep_num[3:0] = Logi- cal EP number of the incoming packet from PLB. manual_commit_vali d[1:0] = Physical EP number of the incom- ing and outgoing packet from/to PLB.
E23B	N/A	1	Reserved													
E23C	N/A	1	PIB_S2P_RD_MIN SIZE_LO	S2P minimum read size register	MINSIZ E_L[7]	MINSIZE _L[6]	MINSIZ E_L[5]	MINSIZE _L[4]	MINSIZE _L[3]	MINSIZ E_L[2]	MINSIZ E_L[1]	MINSIZE _L[0]	01000000	RW	N/A	MINSIZE_L[7:0] = Byte count[7:0]
E23D	N/A	1	PIB_S2P_RD_MIN SIZE_HI	These register will be used to indicate how much data needs to be in FIFO before it is sent to External pro- cessor.	0	0	0	0	0	0	0	MINSIZE _H	00000000	rmmb	N/A	MINSIZE_H = Byte count[8]
E23E	N/A	2	Reserved													
E240	N/A	1	TPIC_P2S_SOFT_ RESET	TPIC soft reset register	0	0	0	0	SLB_IN_ OUT_PI NG_Res et	PIB_P2 S_wirte_ state_Re set	TPIC_BI ock_Res et	0	00000000	rrrrbbbb	N/A	
E241	N/A	1	TPIC_P2S_EN	P2S switch enable register	0	0	0	0	0	0	0	PSEN	00000000	rrrrrb	N/A	
E242	N/A	1	TPIC_P2S_CFG	P2S configura- tion register	0	0	TPIC_P 2S_WN R	TPIC_P2 S_EP[3]	TPIC_P2 S_EP[2]	TPIC_P 2S_EP[1]	TPIC_P 2S_EP[0]	TPIC_P2 S_REQ	00000000	rrbbbbbb	N/A	TPIC_P2S_EP[3:0] = Endpoint used for P2S access
E243	N/A	1	TPIC_INT0_CLR	8051 can clear the interrupt from TPIC(INT0) by writing one this register	0	0	0	0	0	0	0	INT0_CL R	00000000	rrrrrrb	N/A	
E244	N/A	1	TPIC_DEBUG_S2 P	S2P debug regis- ter	USB_BL OCK	S2P_zer o_length _det	S2P_od d_byte_ det	S2P_stat e[3]	S2P_stat e[2]	S2P_sta te[1]	S2P_sta te[0]	S2P_stat e_error_d ets	00000000	R	N/A	S2P_state[3:0] = The wrong read state value.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E245	N/A	1	TPIC_DEBUG_P2 S2P	S2P and P2S debug register	S2P_sta te[3]	S2P_stat e[2]	S2P_sta te[1]	S2P_stat e[0]	P2S_stat e[3]	P2S_sta te[2]	P2S_sta te[1]	P2S_stat e[0]	00010001	R	N/A	S2P_state[3:0] = The S2P read state machine P2S_state[3:0] = The P2S write state machine.
E246	N/A	1	TPIC_DEBUG_P2 S	P2S debug regis- ter 1	P2S_en able_us b_nblk	P2S_slb_ stall_resp _err	P2S_slb _nak_re sp_err	P2S_stat e[3]	P2S_stat e[2]	P2S_sta te[1]	P2S_sta te[0]	P2S_stat e_error_d et	00000000	R	N/A	P2S_state[3:0] = The wrong write state value.
E247	N/A	1	TPIC_DEBUG_P2 S_REQ	P2S debug regis- ter 2	P2S_en able_us b_nblk[3]	P2S_ena ble_usb_ nblk[2]	P2S_en able_us b_nblk[1]	P2S_ena ble_usb_ nblk[0]	P2S_RE Q_during _non_S_ port_tok en	P2S_RE Q_durin g_out_to ken	P2S_RE Q_durin g_in_tok en	P2S_RE Q_during _ping_tok en	00000000	R	N/A	P2S_enable_usb_nb lk[3:0] = P2S_REQ was deasserted in which P2S or S2P state machine. P2S_WNR=1 P2S write state machine. P2S_WNR=1 P2S write state machine.
E248	N/A	1	TPIC_DEBUG_FW _ST	Firmware down- load state machine debug register	0	0	FW_stat e[4]	FW_state [3]	FW_stat e[2]	FW_stat e[1]	FW_stat e[0]	FW_state _error_de t	00000000	R	N/A	FW_state[4:0] = The wrong Firmware download state value.
E249	N/A	1	TPIC_DEBUG_FW	Firmware debug register	FW_DW LD_cpu _reset_e rror	FW_plb_i n_data_e rror	FW_plb_ out_stall _resp_er ror	FW_plb_ out_nak_r esp_error	FW_plb_ stup_stal I_resp_e rror	FW_plb_ stup_na k_resp_ error	FW_plb_ stup_no _ack_re sp_error	FW_ep0_ nrdy_erro r	00000000	R	N/A	
E24A	N/A	1	TPIC_P2S_OUT_ RDY_TIME	P2S configura- tion register	Reserve d	Reserved	Reserve d	Reserved	P2S_OU T_RDY_ TIME[3]	P2S_OU T_RDY_ TIME[2]	P2S_OU T_RDY_ TIME[1]	P2S_OU T_RDY_T IME[0]	00000110	rrrrbbbb	N/A	P2S_OUT_RDY_TI ME[3:0] = How long TPIC should wait to after the end of every P2S write to qualify slb_tpic_epstat_ep_o ut_cur_rdy signal for next P2S write.
E24B	N/A	5	Reserved													
								SPI Regist	ers							
E250	N/A	1	MCU_SPI_STATU S	Astoria SPI sta- tus register	0	0	OVRF	TRXC	ECHO	SPHR	SPTEF	SPIF	00000010	RW1C	N/A	
E251	N/A	1	MCU_SPI_CONTR OL	Holds information on control signals	OVRFE	SPMOD	LSBFE	TRXCEN	ECHOE	SPHRE	SPTIE	SPIE	01000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E252	N/A	1	MCU_SPI_TXDAT A	SPI Transmit Data Register	SPI_TX DATA[7]	SPI_TXD ATA[6]	SPI_TX DATA[5]	SPI_TXD ATA[4]	SPI_TX DATA[3]	SPI_TX DATA[2]	SPI_TX DATA[1]	SPI_TXD ATA[0]	00000000	RW	N/A	SPI_TXDATA[7:0] = This register is writ- ten to be the 8051 provided the SPTEF flag is set. The use of this register is only available when SPMODE is 0.
E253	N/A	1	MCU_SPI_RXDAT A	SPI Receive Data Register	SPI_RX DATA[7]	SPI_RXD ATA[6]	SPI_RX DATA[5]	SPI_RXD ATA[4]	SPI_RX DATA[3]	SPI_RX DATA[2]	SPI_RX DATA[1]	SPI_RXD ATA[0]	0000000	R	N/A	SPI_RXDATA[7:0] = This register contains the latest received data byte when SPIF status indicator is set to 1. The use of this register is only avail- able when SPMODE is 0.
E254	N/A	1	MCU_SPI_HEADE R1	SPI Header Byte1	SPI_HE ADER1[7]	SPI_HEA DER1[6]	SPI_HE ADER1[5]	SPI_HEA DER1[4]	SPI_HE ADER1[3]	SPI_HE ADER1[2]	SPI_HE ADER1[1]	SPI_HEA DER1[0]	00000000	R	N/A	SPI_HEADER1[7:0] = This contains the first byte of the 4- byte header. Its con- tents are valid once SPHR status indica- tor is set to 1.
E255	N/A	1	MCU_SPI_HEADE R2	SPI Header Byte2	SPI_HE ADER2[7]	SPI_HEA DER2[6]	SPI_HE ADER2[5]	SPI_HEA DER2[4]	SPI_HE ADER2[3]	SPI_HE ADER2[2]	SPI_HE ADER2[1]	SPI_HEA DER2[0]	0000000	R	N/A	SPI_HEADER2[7:0] = This contains the second byte of the 4- byte header. Its con- tents are valid once SPHR status indica- tor is set to 1.
E256	N/A	1	MCU_SPI_HEADE R3	SPI Header Byte3	SPI_HE ADER3[7]	SPI_HEA DER3[6]	SPI_HE ADER3[5]	SPI_HEA DER3[4]	SPI_HE ADER3[3]	SPI_HE ADER3[2]	SPI_HE ADER3[1]	SPI_HEA DER3[0]	0000000	R	N/A	SPI_HEADER3[7:0] = This contains the third byte of the 4- byte header. Its con- tents are valid once SPHR status indica- tor is set to 1.
E257	N/A	1	MCU_SPI_HEADE R4	SPI Header Byte4	SPI_HE ADER4[7]	SPI_HEA DER4[6]	SPI_HE ADER4[5]	SPI_HEA DER4[4]	SPI_HE ADER4[3]	SPI_HE ADER4[2]	SPI_HE ADER4[1]	SPI_HEA DER4[0]	0000000	R	N/A	SPI_HEADER4[7:0] = This contains the fourth byte of the 4- byte header. Its con- tents are valid once SPHR status indica- tor is set to 1.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E258	N/A	1	MCU_SPI_ECHO CHAR	SPI Echo Char- acter Register	ECHO_ CHAR[7]	ECHO_C HAR[6]	ECHO_ CHAR[5]	ECHO_C HAR[4]	ECHO_ CHAR[3]	ECHO_ CHAR[2]	ECHO_ CHAR[1]	ECHO_C HAR[0]	00000111	RW	N/A	ECHO_CHAR[7:0] = The character used in the Echo Sequence scheme to "retrain" the PSPI interface is user selectable by writing to this register. The register reset value is the development working value of 07h.
E259	N/A	7	Reserved													
	-		-	-	-		MCU Re	gisters/ P-p	ort Register	'S	-				-	
E260	80	1	CM_WB_CFG_ID_ L	Astoria Configu- ration Identifica- tion (ID) Register	0	0	0	0	VER[3]	VER[2]	VER[1]	VER[0]	00000000	R	R	A read from this reg- ister will return the User ID, Version
E261	80	1	CM_WB_CFG_ID_ H	Astoria Configu- ration Identifica- tion (ID) Register	HDID[7]	HDID[6]	HDID[5]	HDID[4]	HDID[3]	HDID[2]	HDID[1]	HDID[0]	10100010	R	R	Number and Hard- ware ID. VER[3:0] = This field stores the West Bridge Astoria sili- con version number, first version "0000" HDID[7:0] = 0.x'A2 for Astoria
E262	85	1	PMU_UPDATE_L	PMU Update Register	0	0	0	0	0	SDI- OUP- DATE	USBUP- DATE	UVALID	00000000	rrrrrbbb	rrrrbbb	
E263	85	1	PMU_UPDATE_H	PMU Update Register	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000000	R	R	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E264	F0	1	P0_MAILBOX0_L	P-port Mailbox Register0	MESSA GE0[7]	MESSAG E0[6]	MESSA GE0[5]	MESSAG E0[4]	MESSA GE0[3]	MESSA GE0[2]	MESSA GE0[1]	MESSAG E0[0]	00000000	RW	R	These registers are used for message-
E265	F0	1	P0_MAILBOX0_H	P-port Mailbox Register0	MESSA GE0[15]	MESSAG E0[14]	MESSA GE0[13]	MESSAG E0[12]	MESSA GE0[11]	MESSA GE0[10]	MESSA GE0[9]	MESSAG E0[8]	00000000	RW	R	passing between the Processor and the 8051 MCU within
E266	F1	1	P0_MAILBOX1_L	P-port Mailbox Register1	MESSA GE1[7]	MESSAG E1[6]	MESSA GE1[5]	MESSAG E1[4]	MESSA GE1[3]	MESSA GE1[2]	MESSA GE1[1]	MESSAG E1[0]	00000000	RW	R	Astoria. These regis- ters are read-only to the Processor and
E267	F1	1	P0_MAILBOX1_H	P-port Mailbox Register1	MESSA GE1[15]	MESSAG E1[14]	MESSA GE1[13]	MESSAG E1[12]	MESSA GE1[11]	MESSA GE1[10]	MESSA GE1[9]	MESSAG E1[8]	00000000	RW	R	can only be written to by the 8051 MCU.
E268	F2	1	P0_MAILBOX2_L	P-port Mailbox Register2	MESSA GE2[7]	MESSAG E2[6]	MESSA GE2[5]	MESSAG E2[4]	MESSA GE2[3]	MESSA GE2[2]	MESSA GE2[1]	MESSAG E2[0]	00000000	RW	R	When the 8051 MCU writes the message into P0 MAILBOX0,
E269	F2	1	P0_MAILBOX2_H	P-port Mailbox Register2	MESSA GE1[15]	MESSAG E1[14]	MESSA GE1[13]	MESSAG E1[12]	MESSA GE1[11]	MESSA GE1[10]	MESSA GE1[9]	MESSAG E1[8]	00000000	RW	R	which triggers an interrupt to the Pro- cessor. In this case, if
E26A	F3	1	P0_MAILBOX3_L	P-port Mailbox Register3	MESSA GE3[7]	MESSAG E3[6]	MESSA GE3[5]	MESSAG E3[4]	MESSA GE3[3]	MESSA GE3[2]	MESSA GE3[1]	MESSAG E3[0]	00000000	RW	R	8051 MCU pass multi bytes message to
E26B	F3	1	P0_MAILBOX3_L H	P-port Mailbox Register3	MESSA GE3[15]	MESSAG E3[14]	MESSA GE3[13]	MESSAG E3[12]	MESSA GE3[11]	MESSA GE3[10]	MESSA GE3[9]	MESSAG E3[8]	0000000	RW	R	Processor, it must first write to P0_MAILBOX1 to P0_MAILBOX3 reg- isters and than final writes to P0_MAILBOX0. The interrupt is cleared when the Processor reads this register. The interrupt will not be cleared if the 8051 MCU reads the register.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E26C	F8	1	MCU_MAILBOX0_ L	8051 MCU Mail- box Register0	MESSA GE0[7]	MESSAG E0[6]	MESSA GE0[5]	MESSAG E0[4]	MESSA GE0[3]	MESSA GE0[2]	MESSA GE0[1]	MESSAG E0[0]	00000000	R	RW	These registers are used for message-
E26D	F8	1	MCU_MAILBOX0_ H	8051 MCU Mail- box Register0	MESSA GE0[15]	MESSAG E0[14]	MESSA GE0[13]	MESSAG E0[12]	MESSA GE0[11]	MESSA GE0[10]	MESSA GE0[9]	MESSAG E0[8]	00000000	R	RW	passing between the Processor and the 8051 MCU within
E26E	F9	1	MCU_MAILBOX1_ L	8051 MCU Mail- box Register1	MESSA GE1[7]	MESSAG E1[6]	MESSA GE1[5]	MESSAG E1[4]	MESSA GE1[3]	MESSA GE1[2]	MESSA GE1[1]	MESSAG E1[0]	00000000	R	RW	Astoria. This register is read-write to the Processor and read-
E26F	F9	1	MCU_MAILBOX1_ H	8051 MCU Mail- box Register1	MESSA GE1[15]	MESSAG E1[14]	MESSA GE1[13]	MESSAG E1[12]	MESSA GE1[11]	MESSA GE1[10]	MESSA GE1[9]	MESSAG E1[8]	00000000	R	RW	only to the 8051 MCU. When the Pro-
E270	FA	1	MCU_MAILBOX2_ L	8051 MCU Mail- box Register2	MESSA GE2[7]	MESSAG E2[6]	MESSA GE2[5]	MESSAG E2[4]	MESSA GE2[3]	MESSA GE2[2]	MESSA GE2[1]	MESSAG E2[0]	00000000	R	RW	cessor write to MCU_MAILBOX0 register, it triggers an
E271	FA	1	MCU_MAILBOX2_ H	8051 MCU Mail- box Register2	MESSA GE1[15]	MESSAG E1[14]	MESSA GE1[13]	MESSAG E1[12]	MESSA GE1[11]	MESSA GE1[10]	MESSA GE1[9]	MESSAG E1[8]	00000000	R	RW	interrupt to the 8051 MCU. In this case, if the Processor
E272	FB	1	MCU_MAILBOX3_ L	8051 MCU Mail- box Register3	MESSA GE3[7]	MESSAG E3[6]	MESSA GE3[5]	MESSAG E3[4]	MESSA GE3[3]	MESSA GE3[2]	MESSA GE3[1]	MESSAG E3[0]	00000000	R	RW	passes multi bytes message to 8051
E273	FB	1	MCU_MAILBOX3_ H	8051 MCU Mail- box Register3	MESSA GE3[15]	MESSAG E3[14]	MESSA GE3[13]	MESSAG E3[12]	MESSA GE3[11]	MESSA GE3[10]	MESSA GE3[9]	MESSAG E3[8]	0000000	R	RW	MCU, it must first write to MCU_MAILBOX1 to MCU_MAILBOX3 and then final write to MCU_MAILBOX0 register. The interrupt is cleared when the 8051 MCU reads this register. The interrupt will not be cleared if the Processor reads this register.
E274	90	1	P0_INTR_REG_L	P-port Interrupt Status Register	0	0	MCUINT	0	0	0	0	0	00000000	R	R	When a hardware interrupt is asserted,
E275	90	1	P0_INTR_REG_H	P-port Interrupt Status Register	0	PLL- LOCKINT	PMINT	MBINT	DRQINT	0	0	0	0000000	R	R	the Processor needs to read this register to identify what event(s) triggered the interrupt. The inter- rupts can be masked by the CY_AN_MEM_P0_I NT_MASK_REG register.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E276	91	1	P0_INT_MASK_R EG_L	P-port Interrupt Mask Register	0	0	MMCUI NT	0	0	0	0	0	00000000	rrbrrrr	rrbrrrr	This register corre- sponds to the bit field
E277	91	1	P0_INT_MASK_R EG_H	P-port Interrupt Mask Register	0	MPLL- LOCKINT	MPMINT	MMBINT	MDRQ- INT	0	0	0	00000000	rbbbrrr	rbbbbrrr	of P0_INTR_REG register to enable or disable the interrupt events that generate the hardware inter- rupts to the Proces- sors at P-Port.
E278	82	1	P0_ENDIAN_L	P-port Endian Configuration Register	0	0	0	0	0	0	0	ENDIANL	00000000	rrrrrb	rrrrrrb	This register must be configured first after power on reset (or
E279	82	1	P0_ENDIAN_H	P-port Endian Configuration Register	0	0	0	0	0	0	0	ENDI- ANH	00000000	rrrrrrb	rrrrrrb	reset) before loading the firmware from the Processor.
E27A	83	1	P0_VM_SET_L	P-port Interface Configuration Register	DACKE OB	CFG- MODE	IFMODE	Reserved	Reserve d	VMTYP E[2]	VMTYP E[1]	VMTYPE[0]	01000101	RW	brbrrrrr	VMTYPE[1:0] = P- Port Interface Type, 000: Reserved 001: Reserved 010: Reserved 011: Reserved 100: Reserved 101: CRAM 110: Reserved 111: SRAM
E27B	83	1	P0_VM_SET_H	P-port Interface Configuration Register	0	0	0	DACK- POL	DRQPO L	DRQOV ERD	INTOVE RD	OVER- RIDE	00000000	rrrbbbbb	rrrbbbbb	
E27C	92	1	MCU_MB_STAT_L	8051 MCU Mail- box Status Regis- ter	0	0	0	0	0	0	0	MBNOTR D	00000000	rrrrrrb	R	
E27D	92	1	MCU_MB_STAT_H	8051 MCU Mail- box Status Regis- ter	0	0	0	0	0	0	0	0	00000000	R	R	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E27E	81	1	RST_CTRL_REG_ L	Software Reset Control Register	WBOOT	0	0	0	0	RSTC- MPT	RSTC- TRL[1]	RSTC- TRL[0]	00000001	brrrrbbb	brrrrbb	This register is used to initiate different
E27F	81	1	RST_CTRL_REG_ H	Software Reset Control Register	0	0	0	0	0	0	0	0	0000000	R	R	types of Astoria reset RSTCTRL[1:0] = Reset Control, 00: No Soft Reset is applied. 01:MCU Reset – reset 8051 MCU only. 10: Reserved 11: Whole Reset – this reset is same as hardware reset. It requires reloading the firmware and reconfigures all con- figuration registers.
E280	94	1	P0_MCU_STAT_L	8051 MCU Status Register	0	0	0	0	0	0	CARDR EM	CAR- DINS	00000000	rrrrrbb	R	This register indi- cates MCU interrupt
E281	94	1	P0_MCU_STAT_H	8051 MCU Status Register	0	0	0	0	0	0	0	0	00000000	R	R	events. A read of this register will clear the particular field, as well as the MCUINT field of P0_INTR_REG reg- ister.
E282	A0	1	P0_DRQ_L	DRQ Status Reg- ister	EP7DR Q	EP6DRQ	EP5DR Q	EP4DRQ	EP3DRQ	EP2DR Q	0	0	00000000	R	R	
E283	A0	1	P0_DRQ_H	DRQ Status Reg- ister	EP15DR Q	EP14DR Q	EP13DR Q	EP12DR Q	EP11DR Q	EP10DR Q	EP9DR Q	EP8DRQ	00000000	R	R	
E284	A1	1	P0_DRQ_MASK_L	DRQ Mask Reg- ister	MEP7D RQ	MEP6DR Q	MEP5D RQ	MEP4DR Q	MEP3D RQ	MEP2D RQ	0	0	00000000	RW	RW	
E285	A1	1	P0_DRQ_MASK_ H	DRQ Mask Reg- ister	MEP15 DRQ	MEP14D RQ	MEP13D RQ	MEP12D RQ	MEP11D RQ	MEP10D RQ	MEP9D RQ	MEP8DR Q	00000000	RW	RW	
E286	A2	1	P0_EP2_DMA_RE G_L	Endpoint 2 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E287	A2	1	P0_EP2_DMA_RE G_H	Endpoint 2 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E288	A3	1	P0_EP3_DMA_RE G_L	Endpoint 3 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E289	A3	1	P0_EP3_DMA_RE G_H	Endpoint 3 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E28A	A4	1	P0_EP4_DMA_RE G_L	Endpoint 4 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E28B	A4	1	P0_EP4_DMA_RE G_H	Endpoint 4 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E28C	A5	1	P0_EP5_DMA_RE G_L	Endpoint 5 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E28D	A5	1	P0_EP5_DMA_RE G_H	Endpoint 5 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E28E	A6	1	P0_EP6_DMA_RE G_L	Endpoint 6 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E28F	A6	1	P0_EP6_DMA_RE G_H	Endpoint 6 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E290	A7	1	P0_EP7_DMA_RE G_L	Endpoint 7 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E291	A7	1	P0_EP7_DMA_RE G_H	Endpoint 7 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E292	A8	1	P0_EP8_DMA_RE G_L	Endpoint 8 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E293	A8	1	P0_EP8_DMA_RE G_H	Endpoint 8 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E294	A9	1	P0_EP9_DMA_RE G_L	Endpoint 9 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E295	A9	1	P0_EP9_DMA_RE G_H	Endpoint 9 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E296	АА	1	P0_EP10_DMA_R EG_L	Endpoint 10 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E297	АА	1	P0_EP10_DMA_R EG_H	Endpoint 10 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E298	АВ	1	P0_EP11_DMA_R EG_L	Endpoint 11 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E299	АВ	1	P0_EP11_DMA_R EG_H	Endpoint 11 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E29A	AC	1	P0_EP12_DMA_R EG_L	Endpoint 12 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E29B	AC	1	P0_EP12_DMA_R EG_H	Endpoint 12 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E29C	AD	1	P0_EP13_DMA_R EG_L	Endpoint 13 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E29D	AD	1	P0_EP13_DMA_R EG_H	Endpoint 13 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E29E	AE	1	P0_EP14_DMA_R EG_L	Endpoint 14 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E29F	AE	1	P0_EP14_DMA_R EG_H	Endpoint 14 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E2A0	AF	1	P0_EP15_DMA_R EG_L	Endpoint 15 Buf- fer DMA Register	COUNT[7]	COUNT[6]	COUNT[5]	COUNT[4]	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]	00000000	RW	RW	COUNT[10:0] = con- tain the number of
E2A1	AF	1	P0_EP15_DMA_R EG_H	Endpoint 15 Buf- fer DMA Register	0	0	0	DMAVAL	0	COUNT[10]	COUNT[9]	COUNT[8]	00000000	rrrbrbbb	rrrbrbbb	bytes that are in the DMA transfer
E2A2	95	1	PWR_MAGT_STA T_L	Power Manage- ment Control and Status Register	0	0	0	0	0	0	STNDB Y	WAKEUP	00000000	R	rrrrrbr	
E2A3	95	1	PWR_MAGT_STA T_H	Power Manage- ment Control and Status Register	0	0	0	0	0	0	0	0	00000000	R	R	
E2A4	98	1	P0_RSE_ALLOCA TE_L	External Bus Allocation Regis- ters	Reserve d	Reserved	USBALL O	USBAVI	NAN- DALLO	NAN- DAVI	SDIO- ALLO	SDIOAVI	00100110	rrrbrbrb	rrrbrbrb	USBTRALO = Reserved USBTRAVI = Reserved
E2A5	98	1	P0_RSE_ALLOCA TE_H	External Bus Allocation Regis- ters	0	0	0	0	0	0	0	FORCE (Reserve d)	00000000	R	R	FORCE= Reserved. May be read as '1' or '0'.
E2A6	9A	1	P0_RES_MASK_L	External Bus Allocation Mask Registers	0	0	MUSB- BUS[1]	MUSB- BUS[0]	MNAND- BUS[1]	MNAND- BUS[0]	MSDIO- BUS[1]	MSDIO- BUS[0]	00111111	rrbbbbb	rrbbbbbb	MSDIOBUS[1:0] = SD External Bus Allocation Mask MNANDBUS[1:0] = NAND External Bus Allocation Mask MUSBBUS[1:0] = USB External Bus Allocation Mask 00: Mask Enabled 01: Invalid 10: Invalid 11: Unmasked
E2A7	9A	1	P0_RES_MASK_H	External Bus Allocation Mask Registers	0	0	0	0	0	0	0	0	00000000	R	R	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
						-		Astoria Regi	sters			-				
E2A8	N/A	1	PNAND_CMD0	Holds command passed in com- mand cycle 1	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2A9	N/A	1	PNAND_CMD1	Holds command passed in com- mand cycle 2	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2AA	N/A	1	PNAND_CMD2	Holds command passed in com- mand cycle 3	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2AB	N/A	1	PNAND_CA0	Holds first col- umn address byte	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2AC	N/A	1	PNAND_CA1	Holds second column address byte	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2AD	N/A	1	PNAND_RA0	Holds first row address byte	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2AE	N/A	1	PNAND_RA1	Holds second row address byte	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2AF	N/A	1	PNAND_RA2	Holds third row address byte	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2B0	N/A	1	PNAND_RA3	Holds fourth row address byte	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	VALUE[7]	VALUE[6]	VALUE[5]	E2B0
E2B1	N/A	1	Reserved													
E2B2	N/A	1	PNAND_RD_ID0_ L	Holds the 1st byte of ID regis- ter contents	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2B3	N/A	1	PNAND_RD_ID0_ H	Holds the 2nd byte of ID regis- ter contents	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2B4	N/A	1	PNAND_RD_ID1_ L	Holds the 3rd byte of ID regis- ter contents	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2B5	N/A	1	PNAND_RD_ID1_ H	Holds the 4th byte of ID regis- ter contents	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
E2B6	N/A	1	PNAND_RD_ID2_ L	Holds the 5th byte of ID regis- ter contents	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E2B7	N/A	1	PNAND_RD_ID2_ H	Holds the 6th byte of ID regis- ter contents	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	R	N/A	
							Asto	oria / P-port I	Registers							
E2B8	DA	1	PNAND_CONFIG_ L	PNAND Inter- face Configura- tion Register	EPA_BI T_POS[1]	EPA_BIT _POS[0]	EPA_BY TE_POS [1]	EPA_BYT E_POS[0]	RA_CO UNT[1]	RA_CO UNT[0]	SBDn- LBD	IOWIDTH	000001x0	bbbbbbrb	bbbbbbr b	SBDnLBD is a read only bit and reflect the value of PA[7]
E2B9	DA	1	PNAND_CONFIG_ H	PNAND Inter- face Configura- tion Register	0	0	0	0	FSM_res et (Reserve d)	seq_rd_ en (Reserv ed)	ForceEP 2Rsm	EN_LNA	00000000	rrrrbbbb	rrrrbbbb	
E2BA	DB	1	PNAND_READY_ L	PNAND Ready Status Register	EP7RS	EP6RS	EP5RS	EP4RS	EP3RS	EP2RS	0	0	00000000	RW	R	
E2BB	DB	1	PNAND_READY_ H	PNAND Ready Status Register	EP15RS	EP14RS	EP13RS	EP12RS	EP11RS	EP10RS	EP9RS	EP8RS	00000000	RW	R	
E2BC	DC	1	PNAND_READY_ MASK_L	PNAND Ready Status Mask Register	EP7RS M	EP6RSM	EP5RS M	EP4RSM	EP3RSM	EP2RS M	0	0	10101000	bbbbbbrr	bbbbbbrr	
E2BD	DC	1	PNAND_READY_ MASK_H	PNAND Ready Status Mask Register	EP15RS M	EP14RS M	EP13RS M	EP12RS M	EP11RS M	EP10RS M	EP9RS M	EP8RSM	11111110	RW	RW	
E2BE	D9	1	PNAND_STATUS_ MASK_L	PNAND Status Mask Register	0	0	0	DRQ_MA SK	INT_MA SK	0	0	0	00000000	rrrbbrrr	rrrbbrrr	
E2BF	D9	1	PNAND_STATUS_ MASK_H	PNAND Status Mask Register	0	0	0	0	0	0	0	0	00000000	R	R	
E2C0	DD	1	PNAND_RA_MAS K0_L	PNAND ROW Address Mask0 Register	RAB0[7]	RAB0[6]	RAB0[5]	RAB0[4]	RAB0[3]	RAB0[2]	RAB0[1]	RAB0[0]	00000000	RW	RW	RAB0[7:0] = Holds the row address mask for row address byte 0
E2C1	DD	1	PNAND_RA_MAS K0_H	PNAND ROW Address Mask0 Register	RAB1[7]	RAB1[6]	RAB1[5]	RAB1[4]	RAB1[3]	RAB1[2]	RAB1[1]	RAB1[0]	00000000	RW	RW	RAB1[7:0] = Holds the row address mask for row address byte 1
E2C2	DE	1	PNAND_RA_MAS K1_L	PNAND ROW Address Mask1 Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	RW	VALUE[7:0] = Holds the row address mask for row address byte 2
E2C3	DE	1	PNAND_RA_MAS K1_H	PNAND ROW Address Mask1 Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	RW	VALUE[7:0] = Holds the row address mask for row address byte 3



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E2C4	DF	1	PNAND_RA_VALU E0_L	PNAND ROW Address Value0 Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	RW	VALUE[7:0] = Holds Value for row address bytes 0
E2C5	DF	1	PNAND_RA_VALU E0_H	PNAND ROW Address Value0 Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	RW	VALUE[7:0] = Holds Value for row address bytes 1
E2C6	E0	1	PNAND_RA_VALU E1_L	PNAND ROW Address Value1 Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	RW	VALUE[7:0] = Holds Value for row address bytes 2
E2C7	E0	1	PNAND_RA_VALU E1_H	PNAND ROW Address Value1 Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	RW	VALUE[7:0] = Holds Value for row address bytes 3
E2C8	E1	1	PNAND_ALT_REA D_L	PNAND Alternate Read Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	R	VALUE[7:0] = Holds one alternative first command cycle value for page read command.
E2C9	E1	1	PNAND_ALT_REA D_H	PNAND Alternate Read Register	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	R	VALUE[7:0] = Holds one alternative first command cycle value for page read command.
E2CA	E2	1	PNAND_ALT_PRO G_L	PNAND Alternate Program Regis- ter	APROG 1[7]	APROG1 [6]	APROG 1[5]	APROG1[4]	APROG 1[3]	APROG 1[2]	APROG 1[1]	APROG1[0]	00000000	RW	R	VALUE[7:0] = Holds one alternative first command cycle value for page pro- gram command.
E2CB	E2	1	PNAND_ALT_PRO G_H	PNAND Alternate Program Regis- ter	APROG 2[7]	APROG2 [6]	APROG 2[5]	APROG2[4]	APROG 2[3]	APROG 2[2]	APROG 2[1]	APROG2[0]	00000000	RW	R	VALUE[7:0] = Holds one alternative first command cycle value for page pro- gram command.
E2CC	N/A	1	PNAND_ALT_VALI D	Holds the com- mand valid bits for alternate commands.	0	0	0	0	ALT_PR OGRAM _2	ALT_PR OGRAM _ ¹	ALT_RE AD_2	ALT_REA D_1	00000000	rrrrbbbb	N/A	
E2CD	N/A	1	PNAND_REG_VA LID	Holds information of command and address registers	RA3_VA LID	RA2_VAL ID	RA1_VA LID	RA0_VAL ID	CA1_VA LID	CA0_VA LID	CMD2_ VALID	CMD1_V ALID	00000000	R	N/A	
E2CE	N/A	1	PNAND_INTR_MA SK	Used by MCU to mask Pnand interrupts	0	0	0	EmptyInt- Mask	ResetInt- Mask	Era- seInt- Mask	ReadInt- Mask	ProgInt- Mask	00000000	rrrbbbbb	N/A	
E2CF	N/A	1	PNAND_STATUS	Holds status information	WP	Ready	Ready_ CP	DRQ	INT	0	Fail_CP	Fail	00000000	rrbrrrbb	R	status read is used to access this register



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
	MCU Registers															
E2D0	C0	1	IROS_SLB_DATA RET_L	SLB RAM Sleep Mode Data Retention Control	SLB_Buf fer_RAM [6]	SLB_Buff er_RAM[5]	SLB_Buf fer_RAM [4]	SLB_Buff er_RAM[3]	SLB_Buf fer_RAM [2]	SLB_Buf fer_RAM [1]	SLB_Buf fer_RAM [0]	SLB_Pro gram_Co de_RAM	00000001	RW	RW	
E2D1	CO	1	IROS_SLB_DATA RET_H	SLB RAM Sleep Mode Data Retention Control	0	0	0	0	SLB_805 1_Intern al_Memo ry	SLB_GP IF_Wave form_RA M	0	SLB_Buff er_RAM_ 8	00000000	rrrrbbrb	rrrrbbrb	
E2D2	C1	1	IROS_IO_CFG_L	Drive Strength and Slew Rate Control Register	0	0	PPIO- SLEW	PPIO- DRVST[1]	PPIO- DRVST[0]	GPIO- SLEW	GPIO- DRVST[1]	GPIO- DRVST[0]	00000000	rrbbbbbb	rrbbbbbb	
E2D3	C1	1	IROS_IO_CFG_H	Drive Strength and Slew Rate Control Register	0	0	SNPIO- SLEW	SNPIO- DRVST[1]	SNPIO- DRVST[0]	SSPIO- SLEW	SSPIO- DRVS[1] T	SSPIO- DRVST[0]	00000000	rrbbbbbb	rrbbbbbb	
E2D4	C2	1	IROS_PLL_CFG_0 _ ^L	Reserved	PLL_Ch ar_Cfg[7]	PLL_Cha r_Cfg[6]	PLL_Ch ar_Cfg[5]	PLL_Char _Cfg[4]	PLL_Ch ar_Cfg[3]	PLL_Ch ar_Cfg[2]	PLL_Ch ar_Cfg[1]	PLL_Cha r_Cfg[0]	00000000	RW	RW	
E2D5	C2	1	IROS_PLL_CFG_0 _H	Reserved	PLL_Ch ar_Cfg[1 5]	PLL_Cha r_Cfg[14]	PLL_Ch ar_Cfg[1 3]	PLL_Char _Cfg[12]	PLL_Ch ar_Cfg[1 1]	PLL_Ch ar_Cfg[1 0]	PLL_Ch ar_Cfg[9]	PLL_Cha r_Cfg[8]	00000000	RW	RW	
E2D6	СЗ	1	IROS_PXB_DATA RET_L	PLB and PIB RAM Sleep Mode Data Retention Contr (Reserved)	PLB_Buf fer_RAM [7]	PLB_Buff er_RAM[6]	PLB_Buf fer_RAM [5]	PLB_Buff er_RAM[4]	PLB_Buf fer_RAM [3]	PLB_Buf fer_RAM [2]	PLB_Buf fer_RAM [1]	PLB_Buff er_RAM[0]	00000000	RW	RW	
E2D7	СЗ	1	IROS_PXB_DATA RET_H	PLB and PIB RAM Sleep Mode Data Retention Contr (Reserved)	0	0	0	0	0	0	PIB_PIB _FIFO_ RAM	PLB_Sm all_RAM	00000000	rrrrrbb	rrrrrbb	
E2D8	C4	1	PLL_STATUS_L	Reserved	PLL_Ch ar_Cfg[7]	PLL_Cha r_Cfg[6]	PLL_Ch ar_Cfg[5]	PLL_Char _Cfg[4]	PLL_Ch ar_Cfg[3]	PLL_Ch ar_Cfg[2]	PLL_Ch ar_Cfg[1]	PLL_Cha r_Cfg[0]	00000000	RW	RW	
E2D9	C4	1	PLL_STATUS_H	Reserved	0	0	0	0	PLL- LOCK- STATUS	PLL_Ch ar_en_x h	PLL_Ch ar_Cfg[9]	PLL_Cha r_Cfg[8]	00000000	rrrrbbb	rrrrrbbb	
E2DA	C5	1	IROS_SLEEP_CF G_L	SLB RAM Sleep Mode Data Retention Control (Reserved)	0	Defeat_s sport_io_ disable_i n_sleep	Defeat_s nport_io _disable _in_slee p	Defeat_p port_io_di sable_in_ sleep	Defeat_g port_io_ disable_i n_sleep	Defeat_l ogic_sle ep_devic es	Defeat_ memory _sleep_ devices	Defeat_gl obal_io_d isable	00000000	rbbbbbbb	rbbbbbb b	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E2DB	C5	1	IROS_SLEEP_CF G_H	SLB RAM Sleep Mode Data Retention Control (Reserved)	0	0	0	0	0	0	0	0	00000000	R	R	
								Astoria Regi	sters							
E2DC	N/A	1	PNAND_INTR_RE G	Specifies the cause of interrupt to 8051 MCU.	0	0	LNA	EmptyInt	ResetInt	EraseInt	ReadInt	ProgInt	00000000	rrbbbbbb	N/A	
E2DD	N/A	1	PNAND_STATUS_ MP	Holds multi-plane status informa- tion	WP	Ready	0	MP3	MP2	MP1	MP0	MP_Fail	00000000	rrrbbbbb	R	
E2DE	N/A	1	PNAND_RD_ID0_ 91L	Holds the 1st byte of read ID2 operation results	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	N/A	For Details refer PNAND Spec. status read is used to
E2DF	N/A	1	PNAND_RD_ID0_ 91H	Holds the 2nd byte of read ID2 operation results	VALUE[7]	VALUE[6]	VALUE[5]	VALUE[4]	VALUE[3]	VALUE[2]	VALUE[1]	VALUE[0]	00000000	RW	N/A	access register PNAND_STATUS_M P
E2E0	N/A	1	PNAND_INTR_OF FSET	PNAND LNA Interrupt register	0	0	0	pnand_int r_offset[2]	pnand_in tr_offset[1]	pnand_i ntr_offse t[0]	0	0	00000000	R	N/A	
E2E1	N/A	1	INTR_STATUS_R EG	Contains the interrupts details	0	0	0	0	I2C Int	SPI Int	PNAND Int	Mailbox Int	00000000	R	N/A	
							Astoria R	egisters / P-	port Regist	ers						
E2E2	86	1	UART_CONFIG_L	UART configura- tion	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	DEBUG _UART_ DIS	GPIO_UA RT_EN	00000000	RW	RW	
E2E3	86	1	UART_CONFIG_H	UART configura- tion	0	0	0	0	0	0	0	0	00000000	R	R	
E2E4	87	1	SD1_SLEEP_CFG	Wakeup from Suspend through SD2 pins	0	0	SD_D3_ WAKEU P_POL	SD_D1_ WAKEUP _POL	GPIO_0 _WAKE UP_POL	SD_D3_ WAKEU P_EN	SD_D1_ WAKEU P_EN	GPIO_0_ WAKEUP _EN	00000000	rrbbbbbb	rrbbbbbb	
E2E5	87	1	SD2_SLEEP_CFG	Wakeup from Suspend through SD2 pins	0	0	SD2_D3 _WAKE UP_POL	SD2_D1_ WAKEUP _POL	GPIO_1 _WAKE UP_POL	SD2_D3 _WAKE UP_EN	SD2_D1 _WAKE UP_EN	GPIO_1_ WAKEUP _EN	00000000	rrbbbbbb	rrbbbbbb	
							MCU Re	gisters / P-p	ort Register	rs						
E2E6	N/A	1	MCU_PIB_UFIFO_ STAT	Reserved	ufifo9_E	ufifo9_F	ufifo7_E	ufifo7_F	ufifo5_E	ufifo5_F	ufifo3_E	ufifo3_F	10101010	R	N/A	
E2E7	N/A	1	PIB_SBUF_SFIFO _STAT	Reserved	0	0	sbuf_em pty	sbuf_full	sfifo_em pty_cpu_ clk	sfifo_full _cpu_clk	sfifo_em pty_wor d_clk	sfifo_full_ word_clk	00101010	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E2E8	N/A	1	PIB_DMA_STAT	Reserved	p2u_dm a9_empt y	p2u_dma 9_full	p2u_dm a7_empt y	p2u_dma 7_full	p2u_dm a5_empt y	p2u_dm a5_full	p2u_dm a3_empt y	p2u_dma 3_full	10101010	R	N/A	
E2E9	N/A	1	PIB_LEP_STAT	Reserved	p2u_lep 9_empty	p2u_lep9 _full	p2u_lep 7_empty	p2u_lep7 _full	p2u_lep5 _empty	p2u_lep 5_full	p2u_lep 3_empty	p2u_lep3 _full	10101010	R	N/A	
E2EA	N/A	1	MCU_PIB_US_FIF O_RST	Reserved	0	0	sbuf_fifo _ptr_res et	sfifio_ptr_ reset	ufifo9_pt r_reset	ufifo7_pt r_reset	ufifo5_pt r_reset	ufifo3_ptr _reset	00000000	RW	N/A	
E2EB	N/A	1	MCU_PIB_DMA_L EP_RST	Reserved	p2u_dm a_fifo9_ ptr_reset	p2u_dma _fifo7_ptr _reset	p2u_dm a_fifo5_ ptr_reset	p2u_dma _fifo3_ptr _reset	p2u_lep_ fifo9_ptr _reset	p2u_lep _fifo7_pt r_reset	p2u_lep _fifo5_pt r_reset	p2u_lep_f ifo3_ptr_r eset	00000000	RW	N/A	
E2EC	N/A	1	PIB_DMA_ERR	Reserved	dma9_rd _empty	dma9_wr _full	dma7_rd _empty	dma7_wr _full	dma5_rd _empty	dma5_w r_full	dma3_rd _empty	dma3_wr _full	00000000	R	N/A	
E2ED	N/A	1	PIB_LEP_ERR	Reserved	lep9_rd_ empty	lep9_wr_f ull	lep7_rd_ empty	lep7_wr_f ull	lep5_rd_ empty	lep5_wr _full	lep3_rd_ empty	lep3_wr_f ull	00000000	R	N/A	
E2EE	N/A	1	PIB_UFIFO_ERR	Reserved	ufifo9_rd _empty	ufifo9_wr _full	ufifo7_rd _empty	ufifo7_wr _full	ufifo5_rd _empty	ufifo5_w r_full	ufifo3_rd _empty	ufifo3_wr _full	00000000	R	N/A	
E2EF	N/A	1	PIB_SBUF_SFIFO _ERR	Reserved	0	0	0	0	0	WR_FU LL_SFIF O	TPIC_R D_EMP TY_SFIF O	0	00000000	R	N/A	
E2F0	N/A	18	Reserved													
								MCU Regis	ters							
E302	N/A	2	Reserved													
E304	N/A	1	PLB_CLRPTRS	Restore FIFOS to default state	NAKALL	0	0	0	EP3	EP2	EP1	EP0	00000000	brrrrrr	N/A	For EP3, EP5, EP7, EP9
E305	N/A	6	Reserved													
E30B	N/A	1	PLB_REVCTL	Chip Revision Control	0	0	0	0	0	0	DYN_O UT	ENH_PK T	00000011	rrrrrbb	N/A	
E30C	N/A	6	Reserved													
E312	N/A	1	PLB_EP2CFG	Physical End- point 3 Configu- ration	0	DIR	0	0	SIZE	0	BUF1	BUF0	00000010	rbrrbrbb	N/A	
E313	N/A	1	PLB_EP4CFG	Physical End- point 5 Configu- ration	0	DIR	0	0	0	0	0	0	00000000	rbrrrrr	N/A	
E314	N/A	1	PLB_EP6CFG	Physical End- point 7 Configu- ration	0	DIR	0	0	SIZE	0	BUF1	BUF0	01000010	rbrrbrbb	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E315	N/A	1	PLB_EP8CFG	Physical End- point 9 Configu- ration	0	DIR	0	0	0	0	0	0	01000000	rbrrrrr	N/A	
E316	N/A	2	Reserved													
E318	N/A	1	PLB_EP2FIFCFG	Endpoint 3 Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	
E319	N/A	1	PLB_EP4FIFCFG	Endpoint 5 Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	
E31A	N/A	1	PLB_EP6FIFCFG	Endpoint 7 Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	
E31B	N/A	1	PLB_EP8FIFCFG	Endpoint 9 Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	
E31C	N/A	4	Reserved													
E320	N/A	1	PLB_EP2PKTLEN H	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000010	R	N/A	
E321	N/A	1	PLB_EP2PKTLEN L	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000000	R	N/A	
E322	N/A	1	PLB_EP4PKTLEN H	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000010	R	N/A	
E323	N/A	1	PLB_EP4PKTLEN L	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000000	R	N/A	
E324	N/A	1	PLB_EP6PKTLEN H	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000010	R	N/A	
E325	N/A	1	PLB_EP6PKTLEN L	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000000	R	N/A	
E326	N/A	1	PLB_EP8PKTLEN H	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000010	R	N/A	
E327	N/A	1	PLB_EP8PKTLEN L	Reserved	Reserve d	Reserved	Reserve d	Reserved	Reserve d	Reserve d	Reserve d	Reserved	00000000	R	N/A	
E328	N/A	8	Reserved													
E330	N/A	1	PLB_EP2ALMOST H	Endpoint 2/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	IN_PKT S[2]	IN_PKTS[1]	IN_PKT S[0]	0	PFC[9]	PFC[8]	10001000	bbbbbrbb	N/A	PFC[9:0] = contains the current packet bytes to be trans- ferred when the EPx-
E331	N/A	1	PLB_EP2ALMOST L	Endpoint 2/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	FIFOPFH register requires data.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E332	N/A	1	PLB_EP4ALMOST H	Endpoint 4/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	0	IN_PKTS[1]	IN_PKT S[0]	0	0	PFC[8]	10001000	bbrbbrrb	N/A	PFC[8:0] = contains the current packet bytes to be trans- ferred when the EPx-
E333	N/A	1	PLB_EP4ALMOST L	Endpoint 4/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	FIFOPFH register requires data.
E334	N/A	1	PLB_EP6ALMOST H	Endpoint 6/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	IN_PKT S[2]	IN_PKTS[1]	IN_PKT S[0]	0	PFC[9]	PFC[8]	00001000	bbbbbrbb	N/A	PFC[9:0] = contains the current packet bytes to be trans- ferred when the EPx-
E335	N/A	1	PLB_EP6ALMOST L	Endpoint 6/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	FIFOPFH register requires data.
E336	N/A	1	PLB_EP8ALMOST H	Endpoint 8/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	0	IN_PKTS[1]	IN_PKT S[0]	0	0	PFC[8]	00001000	bbrbbrrb	N/A	PFC[8:0] = contains the current packet bytes to be trans-
E337	N/A	1	PLB_EP8ALMOST L	Endpoint 8/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	ferred when the EPx- FIFOPFH register requires data.
E338	N/A	1	PLB_EP12CFG	LEP12 Configu- ration Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E339	N/A	1	PLB_EP13CFG	LEP13 Configu- ration Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E336A	N/A	1	PLB_EP14CFG	LEP14 Configu- ration Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E33B	N/A	1	PLB_EP15CFG	LEP15 Configu- ration Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E33C	N/A	4	Reserved													
E340	N/A	1	PLB_EP2ISOINPK TS	Physical End- point 3 (if ISO) IN Packets Per Frame	AADJ	0	0	0	0	0	INPPF[1]	INPPF[0]	00000001	brrrrbb	N/A	
E341	N/A	1	Reserved													
E342	N/A	1	PLB_EP6ISOINPK TS	Physical End- point 7 (if ISO) IN Packets Per Frame	AADJ	0	0	0	0	0	INPPF[1]	INPPF[0]	00000001	brrrrbb	N/A	
E343	N/A	5	Reserved													
E348	N/A	1	PLB_INPKTEND	Force IN Packet End	SKIP	0	0	0	EP3	EP2	EP1	EP0	xxxxxxx	w	N/A	REVCTL.0=1 to enable this feature



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E349	N/A	1	PLB_OUTPKTEN D	Force OUT Packet End	SKIP	0	0	0	EP3	EP2	EP1	EP0	xxxxxxx	w	N/A	REVCTL.0=1 to enable this feature
E34A	N/A	1	PLB_EP3CFG	LEP3 Configura- tion Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E34B	N/A	1	PLB_EP5CFG	LEP5 Configura- tion Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E34C	N/A	1	PLB_EP7CFG	LEP7 Configura- tion Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E34D	N/A	1	PLB_EP9CFG	LEP9 Configura- tion Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E34E	N/A	1	PLB_EP10CFG	LEP10 Configu- ration Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E34F	N/A	1	PLB_EP11CFG	LEP11 Configu- ration Register	VALID	PEP1	PEP0	TYPE1	TYPE0	NAK	STALL	FLUSH	10010000	RW	N/A	
E350	N/A	1	PLB_EP2FLAGIE	Physical EP3 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E351	N/A	1	PLB_EP2FLAGIR Q	Physical End- point 3 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E352	N/A	1	PLB_EP4FLAGIE	Physical EP5 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E353	N/A	1	PLB_EP4FLAGIR Q	Physical End- point 5 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E354	N/A	1	PLB_EP6FLAGIE	Physical EP7 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E355	N/A	1	PLB_EP6FLAGIR Q	Physical End- point 7 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E356	N/A	1	PLB_EP8FLAGIE	Physical EP9 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E357	N/A	1	PLB_EP8FLAGIR Q	Physical End- point 9 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E358	N/A	1	PLB_IBNIE	IN-BULK-NAK Interrupt Request Enable(INT52)	0	0	EP9	EP7	EP5	EP3	0	0	00000000	rrbbbbrr	N/A	
E359	N/A	1	PLB_IBN	IN-BULK-NAK Interrupt Request (INT52)	0	0	EP9	EP7	EP5	EP3	0	0	00000000	W1C	N/A	
E35A	N/A	1	PLB_EPPINGIEN	Endpoint Ping- NAK / IBN Inter- rupt Enable	EP9	EP7	EP5	EP3	0	0	0	IBN	00000000	bbbbrrrb	N/A	
E35B	N/A	1	PLB_EPPINGIRQ	Endpoint Ping- NAK/IBN Inter- rupt Request (INT2)	EP9	EP7	EP5	EP3	0	0	0	IBN	00000000	bbbbrrrb	N/A	
E35C	N/A	2	Reserved													
E35E	N/A	1	PLB_EPIEN	Endpoint Inter- rupt Enables	EP9	EP7	EP5	EP3	0	0	0	0	00000000	bbbbrrrr	N/A	
E35F	N/A	1	PLB_EPIRQ	Endpoint Inter- rupt Requests (INT2)	EP9	EP7	EP5	EP3	0	0	0	0	00000000	W1C	N/A	
E360	N/A	2	Reserved													
E362	N/A	1	PLB_EPERRIEN	USB Error Inter- rupt Enables	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMI T	00000000	bbbbrrrb	N/A	
E363	N/A	1	PLB_EPERRIRQ	USB Error Inter- rupt Requests	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMI T	00000000	W1C	N/A	
E364	N/A	1	PLB_ERRLIMIT	USB ERROR LIMIT and Count	EC[3]	EC[2]	EC[1]	EC[0]	LIMIT[3]	LIMIT[2]	LIMIT[1]	LIMIT[0]	00000100	rrrrbbbb	N/A	LIMIT[1:0] = USB bus error count and limit. The firmware can enable the inter- rupt to cause an interrupt when the limit is reached. The default limit count is 4 EC[3:0] = Error count has a maximum value of 15
E365	N/A	1	PLB_CLRERRCN T	Clear Error Count	b7	b6	b5	b4	b3	b2	b1	b0	xxxxxxx	W1C	N/A	
E366	N/A	1	PLB_INT2IVEC	INTERRUPT 5 (USB) Autovector	0	I2V4	12V3	I2V2	I2V1	12V0	0	0	00000000	R	N/A	I2V indicates the source of an interrupt from the USB Core.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E367	N/A	1	PLB_INT4IVEC	Interrupt 6 (slave FIFOs & GPIF) Autovector	0	0	I4V3	I4V2	I4V1	I4V0	0	0	10000000	R	N/A	I4V indicates the source of an interrupt from the USB Core.
E368	N/A	40	Reserved													
E390	NA/	1	PLB_EP2BCH	Physical End- point 3 Byte Count High	LEP_TA G[3]	LEP_TA G[2]	LEP_TA G[1]	LEP_TAG [0]	x	BC10	BC9	BC8	xxxxxxx	rrrrbbb	N/A	LEP_TAG[3:0] = LEP Number corre- sponding to the pay-
E391	N/A	1	PLB_EP2BCL	Physical End- point 3 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	RW	N/A	load in this PEP buffer BC[10:8] = Endpoint 2 Byte Count
E392	N/A	2	Reserved													
E394	N/A	1	PLB_EP4BCH	Physical End- point 5 Byte Count High	LEP_TA G[3]	LEP_TA G[2]	LEP_TA G[1]	LEP_TAG [0]	x	x	BC9	BC8	xxxxxxx	rrrrrbb	N/A	LEP_TAG[3:0] = LEP Number corre- sponding to the pay-
E395	N/A	1	PLB_EP4BCL	Physical End- point 5 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	RW	N/A	load in this PEP buffer BC[10:8] = Endpoint 4 Byte Count
E396	N/A	2	Reserved													
E398	NA/	1	PLB_EP6BCH	Physical End- point 7 Byte Count High	LEP_TA G[3]	LEP_TA G[2]	LEP_TA G[1]	LEP_TAG [0]	x	BC10	BC9	BC8	xxxxxxx	rrrrbbb	N/A	LEP_TAG[3:0] = LEP Number corre- sponding to the pay-
E399	N/A	1	PLB_EP6BCL	Physical End- point 7 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	RW	N/A	load in this PEP buffer BC[10:8] = Endpoint 6 Byte Count
E39A	N/A	2	Reserved													
E39C	N/A	1	PLB_EP8BCH	Physical End- point 9 Byte Count High	LEP_TA G[3]	LEP_TA G[2]	LEP_TA G[1]	LEP_TAG [0]	x	x	BC9	BC8	xxxxxxx	rrrrrbb	N/A	LEP_TAG[3:0] = LEP Number corre- sponding to the pay-
E39D	N/A	1	PLB_EP8BCL	Physical End- point 9 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	RW	N/A	load in this PEP buffer BC[10:8] = Endpoint 8 Byte Count
E39E	N/A	5	Reserved													
E3A3	N/A	1	PLB_EP2CS	Physical End- point 3 Control and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	0	0010100	R	N/A	NPAK[2:0] = The number of packets in the FIFO. 0-4 Pack- ets.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E3A4	N/A	1	PLB_EP4CS	Physical End- point 5 Control and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	0	0010100	R	N/A	NPAK[1:0] = The number of packets in the FIFO. 0-2 Pack- ets.
E3A5	N/A	1	PLB_EP6CS	Physical End- point 7 Control and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	0	0000100	R	N/A	NPAK[2:0] = The number of packets in the FIFO. 0-4 Pack- ets.
E3A6	N/A	1	PLB_EP8CS	Physical End- point 9 Control and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	0	0000100	R	N/A	NPAK[1:0] = The number of packets in the FIFO. 0-2 Pack- ets.
E3A7	N/A	1	PLB_EP2FLAGS	Physical EP3 sta- tus Flags	0	0	0	0	0	PF	EF	FF	00000010	R	N/A	
E3A8	N/A	1	PLB_EP4FLAGS	Physical EP5 sta- tus Flags	0	0	0	0	0	PF	EF	FF	00000010	R	N/A	
E3A9	N/A	1	PLB_EP6FLAGS	Physical EP7 sta- tus Flags	0	0	0	0	0	PF	EF	FF	00000110	R	N/A	
E3AA	N/A	1	PLB_EP8FLAGS	Physical EP9 sta- tus Flags	0	0	0	0	0	PF	EF	FF	00000110	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E3AB	N/A	1	PLB_EP2FIFOBC NTH	Physical End- point 3 Slave FIFO Total Byte Count HIGH	0	0	0	BC12	BC11	BC10	BC9	BC8	00000000	R	N/A	
E3AC	N/A	1	PLB_EP2FIFOBC NTL	Physical End- point 3 Slave FIFO Total Byte Count Low	BC7	BC6	BC5	BC4	всз	BC2	BC1	BC0	00000000	R	N/A	
E3AD	N/A	1	PLB_EP4FIFOBC NTH	Physical End- point 5 Slave FIFO Total Byte Count HIGH	0	0	0	0	0	BC10	BC9	BC8	00000000	R	N/A	
E3AE	N/A	1	PLB_EP4FIFOBC NTL	Physical End- point 5 Slave FIFO Total Byte Count Low	BC7	BC6	BC5	BC4	вС3	BC2	BC1	BC0	00000000	R	N/A	Total number of bytes in Endpoint FIFO. EP2 max 4096
E3AF	N/A	1	PLB_EP6FIFOBC NTH	Physical End- point 7 Slave FIFO Total Byte Count HIGH	0	0	0	0	BC11	BC10	BC9	BC8	00000000	R	N/A	EP4 max 1024 EP6 max 2048 EP8 max 1024
E3B0	N/A	1	PLB_EP6FIFOBC NTL	Physical End- point 7 Slave FIFO Total Byte Count Low	BC7	BC6	BC5	BC4	вСз	BC2	BC1	BC0	00000000	R	N/A	
E3B1	N/A	1	PLB_EP8FIFOBC NTH	Physical End- point 9 Slave FIFO Total Byte Count HIGH	0	0	0	0	0	BC10	BC9	BC8	00000000	R	N/A	
E3B2	N/A	1	PLB_EP8FIFOBC NTL	Physical End- point 9 Slave FIFO Total Byte Count Low	BC7	BC6	BC5	BC4	вС3	BC2	BC1	BC0	00000000	R	N/A	
E3B3	N/A	76	Reserved													
							GPI	Waveform N	lemories							
E400	N/A	128	GPIF WAVE- FORM RAM	GPIF Waveform Descriptor 0, 1, 2, 3 data	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	Associated / pointed to by GPIFWFSE- LECT
								Astoria Reg	isters							
E480	N/A	1	MECC_CFG	Holds MECC configuration information	MLC_E CC_EN	Mode2x	0	Deco- deCfg[1]	Deco- deCfg[0]	0	Data- Path Width	AddSOH	00000000	bbrbbrbb	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E481	N/A	1	MECC_SEL	Decoder/ Encoder select	0	0	0	0	0	0	0	DecNenc	0000000	rrrrrb	N/A	It resets MECC regis- ters and byte counts. Subsequent read/ write transfers from/ to Nand causes ECC value to be com- puted. ECC compu- tation is stopped after selected data byte count.
E482	N/A	1	MECC_CMD	This register is used for initiating a command to the decoder.	0	0	0	detedt_c md[1]	detedt_c md[0]	0	0	0	00000000	rrrbbrrr	N/A	Writes to this regis- ter are ignored when Encoder is enabled.
E483	N/A	1	MECC_STAT	Provides status during all stages and at the end of operation.	mecc_st atus[7]	mecc_sta tus[6]	mecc_st atus[5]	mecc_sta tus[4]	mecc_st atus[3]	mecc_st atus[2]	mecc_st atus[1]	mecc_sta tus[0]	0000000	R	N/A	`bxxxx_xxx0: Wait `bxxxx_xxx1: Done Encoder status Codes: `b0000_0000: EncodeWait `b0000_0001: NoEr- rors Decoder status Codes: `b0000_0000: Deco- deErrCheckWait `b0000_0001: NoEr- rors `b0000_0110: ErrCountOone `b0000_0111: ErrCountWait `b0000_01110: ErrLocWait `b0001_1110: ErrDe- tectDone `b0001_1110: ErrDe- tectDone `b0001_1111: ErrDe- tectDone `b0001_1111: ErrCor- rectDone `b1001_0111: TooManyErrors Other codes are reserved.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E484	N/A	1	MECC_ERRCNT	Returns Error count.	Reserve d	Reserved	Reserve d	Reserved	Reserve d	err_coun t[2]	err_coun t[1]	err_count [0]	0000000	R	N/A	err_count[2:0] = Returns number of errors if decoder is enabled and if MECC_STATUS indi- cates ErrDetect- Done/ErrCountDone. This register will return numbers 0 through 4.
E485	N/A	1	MECC_USIZE	Holds the msb bits of data size	0	0	0	0	0	0	data_siz e_msb[1]	data_size _msb[0]	00000011	rrrrrbb	N/A	This register is not cleared by soft reset.
E486	N/A	1	MECC_LSIZE	Holds the lsb bits of data size	data_siz e_lsb[7]	data_size _lsb[6]	data_siz e_lsb[5]	data_size _lsb[4]	data_siz e_lsb[3]	data_siz e_lsb[2]	data_siz e_lsb[1]	0	11111110	bbbbbbbr	N/A	This register is not cleared by MCC soft reset.
E487	N/A	1	MECC_UCOUNT	Holds MSB bits of byte count.	0	0	0	0	0	0	BC9	BC8	00000000	R	N/A	
E488	N/A	1	MECC_LCOUNT	Holds LSB bits of byte count.	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R	N/A	
E489	n/a	2	Reserved													
E48B	N/A	1	MECC_XPAR_SY M0	Reserved	mecc_x par_sym 0[7]	mecc_xp ar_sym0[6]	mecc_xp ar_sym0 [5]	mecc_xp ar_sym0[4]	mecc_xp ar_sym0[3]	mecc_xp ar_sym0 [2]	mecc_xp ar_sym0 [1]	mecc_xp ar_sym0[0]	00000000	RW	N/A	Reserved bits. Reads zero.
E48C	N/A	1	MECC_XPAR_SY M1	Holds the 4-bit offset for data transfer from MECC_BUF to Nand Interface.	mecc_x par_sym 1[7]	mecc_xp ar_sym1[6]	mecc_xp ar_sym1 [5]	mecc_xp ar_sym1[4]	mecc_xp ar_sym1[3]	mecc_xp ar_sym1 [2]	mecc_xp ar_sym1 [1]	mecc_xp ar_sym1[0]	00000000	RW	N/A	This register is not cleared by soft reset



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E48D	N/A	1	MECC_SOH0	Holds the over- head bytes infor- mation.	mecc_s oh0[7]	mecc_so h0[6]	mecc_so h0[5]	mecc_so h0[4]	mecc_so h0[3]	mecc_so h0[2]	mecc_so h0[1]	mecc_so h0[0]	00000000	RW	N/A	
E48E	N/A	1	MECC_SOH1	Holds the over- head bytes infor- mation.	mecc_s oh1[7]	mecc_so h1[6]	mecc_so h1[5]	mecc_so h1[4]	mecc_so h1[3]	mecc_so h1[2]	mecc_so h1[1]	mecc_so h1[0]	00000000	RW	N/A	
E48F	N/A	1	MECC_SOH2	Holds the over- head bytes infor- mation.	mecc_s oh2[7]	mecc_so h2[6]	mecc_so h2[5]	mecc_so h2[4]	mecc_so h2[3]	mecc_so h2[2]	mecc_so h2[1]	mecc_so h2[0]	00000000	RW	N/A	The CPU modifies this register. This register is not cleared by soft reset.
E490	N/A	1	MECC_SOH3	Holds the over- head bytes infor- mation.	mecc_s oh3[7]	mecc_so h3[6]	mecc_so h3[5]	mecc_so h3[4]	mecc_so h3[3]	mecc_so h3[2]	mecc_so h3[1]	mecc_so h3[0]	00000000	RW	N/A	This register be same for multiple sectors/pages within a block.
E491	N/A	1	MECC_SOH4	Holds the over- head bytes infor- mation.	mecc_s oh4[7]	mecc_so h4[6]	mecc_so h4[5]	mecc_so h4[4]	mecc_so h4[3]	mecc_so h4[2]	mecc_so h4[1]	mecc_so h4[0]	00000000	RW	N/A	
E492	N/A	1	MECC_SOH5	Holds the over- head bytes infor- mation.	mecc_s oh5[7]	mecc_so h5[6]	mecc_so h5[5]	mecc_so h5[4]	mecc_so h5[3]	mecc_so h5[2]	mecc_so h5[1]	mecc_so h5[0]	00000000	RW	N/A	
E493	N/A	1	MECC_ERRLOC_ U0	Holds the error location of 1st error	0	0	0	0	0	0	err_locat ions0_m sb[1]	err_locati ons0_ms b[0]	00000000	R	N/A	Register is cleared
E494	N/A	1	MECC_ERRLOC_ L0	Holds the error location of 1st error	err_locat ions0_ls b[7]	err_locati ons0_lsb[6]	err_locat ions0_ls b[5]	err_locati ons0_lsb[4]	err_locati ons0_lsb [3]	err_locat ions0_ls b[2]	err_locat ions0_ls b[1]	err_locati ons0_lsb[0]	00000000	R	N/A	when decoder is reset
E495	N/A	1	MECC_ERR_U0	Holds the error magnitude of 1st error	0	0	0	0	0	0	err0_ms b[1]	err0_msb [0]	00000000	R	N/A	Register is cleared
E496	N/A	1	MECC_ERR_L0	Holds the error magnitude of 1st error	err0_lsb[7]	err0_lsb[6]	err0_lsb[5]	err0_lsb[4]	err0_lsb[3]	err0_lsb[2]	err0_lsb[1]	err0_lsb[0]	00000000	R	N/A	when decoder is reset.
E497	N/A	1	MECC_ERRLOC_ U1	Holds the error location of 1st error	0	0	0	0	0	0	err_locat ions1_m sb[1]	err_locati ons1_ms b[0]	00000000	R	N/A	Register is cleared
E498	N/A	1	MECC_ERRLOC_ L1	Holds the error location of 1st error	err_locat ions1_ls b[7]	err_locati ons1_lsb[6]	err_locat ions1_ls b[5]	err_locati ons1_lsb[4]	err_locati on10_lsb [3]	err_locat ions1_ls b[2]	err_locat ions1_ls b[1]	err_locati ons1_lsb[0]	00000000	R	N/A	when decoder is reset
E499	N/A	1	MECC_ERR_U1	Holds the error magnitude of 1st error	0	0	0	0	0	0	err1_ms b[1]	err1_msb [0]	00000000	R	N/A	Register is cleared
E49A	N/A	1	MECC_ERR_L1	Holds the error magnitude of 1st error	err1_lsb[7]	err1_lsb[6]	err1_lsb[5]	err1_lsb[4]	err1_lsb[3]	err1_lsb[2]	err1_lsb[1]	err1_lsb[0]	00000000	R	N/A	when decoder is reset.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E49B	N/A	1	MECC_ERRLOC_ U2	Holds the error location of 1st error	0	0	0	0	0	0	err_locat ions2_m sb[1]	err_locati ons2_ms b[0]	00000000	R	N/A	Register is cleared when decoder is
E49C	N/A	1	MECC_ERRLOC_ L2	Holds the error location of 1st error	err_locat ions2_ls b[7]	err_locati ons2_lsb[6]	err_locat ions2_ls b[5]	err_locati ons2_lsb[4]	err_locati ons2_lsb [3]	err_locat ions2_ls b[2]	err_locat ions2_ls b[1]	err_locati ons2_lsb[0]	00000000	R	N/A	reset
E49D	N/A	1	MECC_ERR_U2	Holds the error magnitude of 1st error	0	0	0	0	0	0	err2_ms b[1]	err2_msb [0]	00000000	R	N/A	Register is cleared when decoder is
E49E	N/A	1	MECC_ERR_L2	Holds the error magnitude of 1st error	err2_lsb[7]	err2_lsb[6]	err2_lsb[5]	err2_lsb[4]	err2_lsb[3]	err2_lsb[2]	err2_lsb[1]	err2_lsb[0]	00000000	R	N/A	reset.
E49F	N/A	1	MECC_ERRLOC_ U3	Holds the error location of 1st error	0	0	0	0	0	0	err_locat ions3_m sb[1]	err_locati ons3_ms b[0]	00000000	R	N/A	Register is cleared when decoder is
E4A0	N/A	1	MECC_ERRLOC_ L3	Holds the error location of 1st error	err_locat ions3_ls b[7]	err_locati ons3_lsb[6]	err_locat ions3_ls b[5]	err_locati ons3_lsb[4]	err_locati ons3_lsb [3]	err_locat ions3_ls b[2]	err_locat ions3_ls b[1]	err_locati ons3_lsb[0]	00000000	R	N/A	reset
E4A1	N/A	1	MECC_ERR_U3	Holds the error magnitude of 1st error	0	0	0	0	0	0	err3_ms b[1]	err3_msb [0]	00000000	R	N/A	Register is cleared when decoder is
E4A2	N/A	1	MECC_ERR_L3	Holds the error magnitude of 1st error	err3_lsb[7]	err3_lsb[6]	err3_lsb[5]	err3_lsb[4]	err3_lsb[3]	err3_lsb[2]	err3_lsb[1]	err3_lsb[0]	00000000	R	N/A	reset.
E4A3	N/A	1	MECC_BUF0	MECC buffer	mecc_b uf0[7]	mecc_buf 0[6]	mecc_b uf0[5]	mecc_buf 0[4]	mecc_bu f0[3]	mecc_b uf0[2]	mecc_b uf0[1]	mecc_buf 0[0]	00000000	RW	N/A	
E4A4	N/A	1	MECC_BUF1	MECC buffer	mecc_b uf1[7]	mecc_buf 1[6]	mecc_b uf1[5]	mecc_buf 1[4]	mecc_bu f1[3]	mecc_b uf1[2]	mecc_b uf1[1]	mecc_buf 1[0]	00000000	RW	N/A	
E4A5	N/A	1	MECC_BUF2	MECC buffer	mecc_b uf2[7]	mecc_buf 2[6]	mecc_b uf2[5]	mecc_buf 2[4]	mecc_bu f2[3]	mecc_b uf2[2]	mecc_b uf2[1]	mecc_buf 2[0]	00000000	RW	N/A	
E4A6	N/A	1	MECC_BUF3	MECC buffer	mecc_b uf3[7]	mecc_buf 3[6]	mecc_b uf3[5]	mecc_buf 3[4]	mecc_bu f3[3]	mecc_b uf3[2]	mecc_b uf3[1]	mecc_buf 3[0]	00000000	RW	N/A	
E4A7	N/A	1	MECC_BUF4	MECC buffer	mecc_b uf4[7]	mecc_buf 4[6]	mecc_b uf4[5]	mecc_buf 4[4]	mecc_bu f4[3]	mecc_b uf4[2]	mecc_b uf4[1]	mecc_buf 4[0]	00000000	RW	N/A	
E4A8	N/A	1	MECC_BUF5	MECC buffer	mecc_b uf5[7]	mecc_buf 5[6]	mecc_b uf5[5]	mecc_buf 5[4]	mecc_bu f5[3]	mecc_b uf5[2]	mecc_b uf5[1]	mecc_buf 5[0]	00000000	RW	N/A	
E4A9	N/A	1	MECC_BUF6	MECC buffer	mecc_b uf6[7]	mecc_buf 6[6]	mecc_b uf6[5]	mecc_buf 6[4]	mecc_bu f6[3]	mecc_b uf6[2]	mecc_b uf6[1]	mecc_buf 6[0]	00000000	RW	N/A	
E4AA	N/A	1	MECC_BUF7	MECC buffer	mecc_b uf7[7]	mecc_buf 7[6]	mecc_b uf7[5]	mecc_buf 7[4]	mecc_bu f7[3]	mecc_b uf7[2]	mecc_b uf7[1]	mecc_buf 7[0]	00000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4AB	N/A	1	MECC_BUF8	MECC buffer	mecc_b uf8[7]	mecc_buf 8[6]	mecc_b uf8[5]	mecc_buf 8[4]	mecc_bu f8[3]	mecc_b uf8[2]	mecc_b uf8[1]	mecc_buf 8[0]	00000000	RW	N/A	
E4AC	N/A	1	MECC_BUF9	MECC buffer	mecc_b uf9[7]	mecc_buf 9[6]	mecc_b uf9[5]	mecc_buf 9[4]	mecc_bu f9[3]	mecc_b uf9[2]	mecc_b uf9[1]	mecc_buf 9[0]	00000000	RW	N/A	
E4AD	N/A	1	MECC_BUF10	MECC buffer	mecc_b uf10[7]	mecc_buf 10[6]	mecc_b uf10[5]	mecc_buf 10[4]	mecc_bu f10[3]	mecc_b uf10[2]	mecc_b uf10[1]	mecc_buf 10[0]	00000000	RW	N/A	
E4AE	N/A	1	MECC_BUF11	MECC buffer	mecc_b uf11[7]	mecc_buf 11[6]	mecc_b uf11[5]	mecc_buf 11[4]	mecc_bu f11[3]	mecc_b uf11[2]	mecc_b uf11[1]	mecc_buf 11[0]	00000000	RW	N/A	
E4AF	N/A	1	MECC_BUF12	MECC buffer	mecc_b uf12[7]	mecc_buf 12[6]	mecc_b uf12[5]	mecc_buf 12[4]	mecc_bu f12[3]	mecc_b uf12[2]	mecc_b uf12[1]	mecc_buf 12[0]	00000000	RW	N/A	
E4B0	N/A	1	MECC_BUF13	MECC buffer	mecc_b uf13[7]	mecc_buf 13[6]	mecc_b uf13[5]	mecc_buf 13[4]	mecc_bu f13[3]	mecc_b uf13[2]	mecc_b uf13[1]	mecc_buf 13[0]	00000000	RW	N/A	
E4B1	N/A	1	MECC_BUF14	MECC buffer	mecc_b uf14[7]	mecc_buf 14[6]	mecc_b uf14[5]	mecc_buf 14[4]	mecc_bu f14[3]	mecc_b uf14[2]	mecc_b uf14[1]	mecc_buf 14[0]	00000000	RW	N/A	
E4B2	N/A	1	MECC_BUF15	MECC buffer	mecc_b uf15[7]	mecc_buf 15[6]	mecc_b uf15[5]	mecc_buf 15[4]	mecc_bu f15[3]	mecc_b uf15[2]	mecc_b uf15[1]	mecc_buf 15[0]	00000000	RW	N/A	
E4B3	N/A	13	Reserved													
E4C0	N/A	1	SIB2_CMD_REG_ 0	Contents of data to be sent on command bus.	CMD0[7]	CMD0[6]	CMD0[5]	CMD0[4]	CMD0[3]	CMD0[2]	CMD0[1]	CMD0[0]	00000000	RW	N/A	
E4C1	N/A	1	SIB2_CMD_REG_ 1	Contents of data to be sent on command bus.	CMD1[7]	CMD1[6]	CMD1[5]	CMD1[4]	CMD1[3]	CMD1[2]	CMD1[1]	CMD1[0]	00000000	RW	N/A	
E4C2	N/A	1	SIB2_CMD_REG_ 2	Contents of data to be sent on command bus.	CMD2[7]	CMD2[6]	CMD2[5]	CMD2[4]	CMD2[3]	CMD2[2]	CMD2[1]	CMD2[0]	00000000	RW	N/A	
E4C3	N/A	1	SIB2_CMD_REG_ 3	Contents of data to be sent on command bus.	CMD3[7]	CMD3[6]	CMD3[5]	CMD3[4]	CMD3[3]	CMD3[2]	CMD3[1]	CMD3[0]	00000000	RW	N/A	
E4C4	N/A	1	SIB2_CMD_REG_ 4	Contents of data to be sent on command bus.	CMD4[7]	CMD4[6]	CMD4[5]	CMD4[4]	CMD4[3]	CMD4[2]	CMD4[1]	CMD4[0]	00000000	RW	N/A	
E4C5	N/A	1	SIB2_CMD_REG_ 5	Contents of data to be sent on command bus.	CMD5[7]	CMD5[6]	CMD5[5]	CMD5[4]	CMD5[3]	CMD5[2]	CMD5[1]	CMD5[0]	00000000	RW	N/A	
E4C6	N/A	1	SIB2_CMD_REG_ 6	Contents of data to be sent on command bus.	CMD6[7]	CMD6[6]	CMD6[5]	CMD6[4]	CMD6[3]	CMD6[2]	CMD6[1]	CMD6[0]	00000000	RW	N/A	
E4C7	N/A	1	SIB2_CMD_REG_ 7	Contents of data to be sent on command bus.	CMD7[7]	CMD7[6]	CMD7[5]	CMD7[4]	CMD7[3]	CMD7[2]	CMD7[1]	CMD7[0]	00000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4C8	N/A	1	SIB2_RESP_REG _ ⁰	Response Data received from the card on response bus.	RESP0[7]	RESP0[6]	RESP0[5]	RESP0[4]	RESP0[3]	RESP0[2]	RESP0[1]	RESP0[0]	00000000	R	N/A	
E4C9	N/A	1	SIB2_RESP_REG _ ¹	Response Data received from the card on response bus.	RESP1[7]	RESP1[6]	RESP1[5]	RESP1[4]	RESP1[3]	RESP1[2]	RESP1[1]	RESP1[0]	00000000	R	N/A	
E4CA	N/A	1	SIB2_RESP_REG _ ²	Response Data received from the card on response bus.	RESP2[7]	RESP2[6]	RESP2[5]	RESP2[4]	RESP2[3]	RESP2[2]	RESP2[1]	RESP2[0]	00000000	R	N/A	
E4CB	N/A	1	SIB2_RESP_REG _ ³	Response Data received from the card on response bus.	RESP3[7]	RESP3[6]	RESP3[5]	RESP3[4]	RESP3[3]	RESP3[2]	RESP3[1]	RESP3[0]	00000000	R	N/A	
E4CC	N/A	1	SIB2_RESP_REG _ ⁴	Response Data received from the card on response bus.	RESP4[7]	RESP4[6]	RESP4[5]	RESP4[4]	RESP4[3]	RESP4[2]	RESP4[1]	RESP4[0]	00000000	R	N/A	
E4CD	N/A	1	SIB2_RESP_REG _ ⁵	Response Data received from the card on response bus.	RESP5[7]	RESP5[6]	RESP5[5]	RESP5[4]	RESP5[3]	RESP5[2]	RESP5[1]	RESP5[0]	00000000	R	N/A	
E4CE	N/A	1	SIB2_RESP_REG _ ⁶	Response Data received from the card on response bus.	RESP6[7]	RESP6[6]	RESP6[5]	RESP6[4]	RESP6[3]	RESP6[2]	RESP6[1]	RESP6[0]	00000000	R	N/A	
E4CF	N/A	1	SIB2_RESP_REG _ ⁷	Response Data received from the card on response bus.	RESP7[7]	RESP7[6]	RESP7[5]	RESP7[4]	RESP7[3]	RESP7[2]	RESP7[1]	RESP7[0]	00000000	R	N/A	
E4D0	N/A	1	SIB2_RESP_REG _ ⁸	Response Data received from the card on response bus.	RESP8[7]	RESP8[6]	RESP8[5]	RESP8[4]	RESP8[3]	RESP8[2]	RESP7[1]	RESP8[0]	00000000	R	N/A	
E4D1	N/A	1	SIB2_RESP_REG _ ⁹	Response Data received from the card on response bus.	RESP9[7]	RESP9[6]	RESP9[5]	RESP9[4]	RESP9[3]	RESP9[2]	RESP9[1]	RESP9[0]	00000000	R	N/A	
E4D2	N/A	1	SIB2_RESP_REG _ ¹⁰	Response Data received from the card on response bus.	RESP10 [7]	RESP10[6]	RESP10 [5]	RESP10[4]	RESP10[3]	RESP10 [2]	RESP10 [1]	RESP10[0]	00000000	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4D3	N/A	1	SIB2_RESP_REG _ ¹¹	Response Data received from the card on response bus.	RESP11 [7]	RESP11[6]	RESP11 [5]	RESP11[4]	RESP11[3]	RESP11 [2]	RESP11 [1]	RESP11[0]	00000000	R	N/A	
E4D4	N/A	1	SIB2_RESP_REG _ ¹²	Response Data received from the card on response bus.	RESP12 [7]	RESP12[6]	RESP12 [5]	RESP12[4]	RESP12[3]	RESP12 [2]	RESP12 [1]	RESP12[0]	00000000	R	N/A	
E4D5	N/A	1	SIB2_RESP_REG _ ¹³	Response Data received from the card on response bus.	RESP13 [7]	RESP13[6]	RESP13 [5]	RESP13[4]	RESP13[3]	RESP13 [2]	RESP13 [1]	RESP13[0]	00000000	R	N/A	
E4D6	N/A	1	SIB2_RESP_REG _ ¹⁴	Response Data received from the card on response bus.	RESP14 [7]	RESP14[6]	RESP14 [5]	RESP14[4]	RESP14[3]	RESP14 [2]	RESP14 [1]	RESP14[0]	00000000	R	N/A	
E4D7	N/A	1	SIB2_RESP_REG _ ¹⁵	Response Data received from the card on response bus.	RESP15 [7]	RESP15[6]	RESP15 [5]	RESP15[4]	RESP15[3]	RESP15 [2]	RESP15 [1]	RESP15[0]	00000000	R	N/A	
E4D8	N/A	1	SIB2_RESP_REG _ ¹⁶	Response Data received from the card on response bus.	RESP16 [7]	RESP16[6]	RESP16 [5]	RESP16[4]	RESP16[3]	RESP16 [2]	RESP16 [1]	RESP16[0]	00000000	R	N/A	
E4D9	N/A	1	SIB2_CMD_FMT	Command for- mat configuration	P_END_ DIS	CMD- COMP	CMD- FRMT[5]	CMD- FRMT[4]	CMD- FRMT[3]	CMD- FRMT[2]	CMD- FRMT[1]	CMD- FRMT[0]	00100101	RW	N/A	
E4DA	N/A	1	SIB2_RESP_FMT _0	LSB Response Field Configura- tion	RESPC ONF0[7]	RESPCO NF0[6]	RESPC ONF0[5]	RESPCO NF0[4]	RESPC ONF0[3]	RESPC ONF0[2]	RESPC ONF0[1]	RESPCO NF0[0]	01111110	RW	N/A	
E4DB	N/A	1	SIB2_RESP_FMT _ ¹	MSB Response Field Configura- tion	0	0	0	0	0	RESPC ONF1[2]	RESPC ONF1[1]	RESPCO NF1[0]	00000000	rrrrrbbb	N/A	
E4DC	N/A	1	SIB2_DATA_FMT_ 0	Data Field Con- figuration	NOBD[7]	NOBD[6]	NOBD[5]	NOBD[4]	NOBD[3]	NOBD[2]	NOBD[1]	NOBD[0]	00000001	RW	N/A	NOBD [7:0] = LSB Data field configura- tion



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4DD	N/A	1	SIB2_DATA_FMT_ 1	Data Field Con- figuration	INTC- TRLBIT	EPDATA- WIDTH	EP_NU M[1]	EP_NUM[0]	NOB- DCONT[3]	NOB- DCONT[2]	NOB- DCONT[1]	NOB- DCONT[0]	0000000	RW	N/A	NOBDCONT[3:0] = NOBD continued. MSB Data field Con- figuration EP_NUM[1:0] = EP buffer, which MMC.SDIO will read.write data. 00:EP2 01:EP4 10:EP4 11:EP6
E4DE	N/A	1	SIB2_CRC_CFG	CRC Configura- tion Register	COR_C RC	MASK_C RC_STA TUS_ER R	0	R_CRC_ E_N	0	RD_CR C_EN	0	0	00010100	bbrbrbrr	N/A	
E4DF	N/A	1	SIB2_MODE_CFG	Mode Configura- tion Register	STOP_ CLOCK _EN	CARD_B USY_DE T	GCTL_S D_CLK_ DIS	EN_CMD _COMP	DATA- BUS- WIDTH[1]	DATA- BUS- WIDTH[0]	MODE[1]	MODE[0]	00000110	RW	N/A	DATABUS- WIDTH[1:0] = Data bus width: Not valid in SPI mode For MMC card 00: 1bit 01: 4bit 10: 8bit 11:reserved For SD/SDIO card 00:1bit data width 10:reserved 11:reserved MODE[1:0] = Mode Configuration Register 00:reserved 01:MMC /MMC+ mode 10:SD/SDIO mode 11:SPI mode
E4E0	N/A	1	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4E1	N/A	1	SIB2_INTR_IN	Input Interrupts from 8051	0	0	RST- CONT	SEND- ABORT	0	RDDCA RD	WRD- CARD	SNDCMD	0000000	rrbbrbbb	N/A	The bits are in state "0" except for when the interrupts is received. These interrupts are cleared on Read by the SD controller block.
E4E2	N/A	1	SIB2_INTR_OUT	Interrupt gener- ated by the SIB block	SDIO Interrupt	CRC- DATA	CRCRE SRCVD	DATASTR D	BLKDA- TASENT	RSP- TIME- OUT	RCV- DRES	CMD- SENT	00000000	W1C	N/A	
E4E3	N/A	1	SIB2_CNTR_CFG _0	Idle Count regis- ters Set 1	0	MAX- CLK[6]	MAX- CLK[5]	MAX- CLK[4]	MAX- CLK[3]	MAX- CLK[2]	MAX- CLK[1]	MAX- CLK[0]	01000111	rbbbbbbb	N/A	MAXCLK[6:0] = Maximum number of clock cycles between command and response E4E4(NRC) Value of 0 – 0 clock cycles The user should pro- gram Counter value as "card NRC + 7" or higher.
E4E4	N/A	1	SIB2_CNTR_CFG _1	Idle Count regis- ters Set 1	NUM- CLK[7]	NUM- CLK[6]	NUM- CLK[5]	NUM- CLK[4]	NUM- CLK[3]	NUM- CLK[2]	NUM- CLK[1]	NUM- CLK[0]	00001000	RW	N/A	NUMCLK[7:0] = Number of clock cycles between last bit of response and command (NRC). The value of 0 corre- sponds to 0 cycles
E4E5	N/A	1	SIB2_CNTR_CFG _2	Idle Count regis- ters Set 2	NUM- CONSE[7]	NUM- CONSE[6]	NUM- CONSE[5]	NUM- CONSE[4]	0	0	0	0	10000000	bbbbrrrr	N/A	NUMCONSE[7:0] = Number of clock cycles between 2 consecutive com- mands (NCC)
E4E6	N/A	1	SIB2_CNTR_CFG _3	Idle Count regis- ters Set 3	NUM- CRES[7]	NUM- CRES[6]	NUM- CRES[5]	NUM- CRES[4]	NUM- CRES[3]	NUM- CRES[2]	NUM- CRES[1]	NUM- CRES[0]	00000010	RW	N/A	NUMCRES[7:0] = Number of clock cycles between com- mand/response and write data (NWR). The 8051 issue port command



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4E7	N/A	1	SIB2_CNTR_CFG _4	Read data time- out count register	RDTM- OUT[7]	RDTM- OUT[6]	RDTM- OUT[5]	RDTM- OUT[4]	RDTM- OUT[3]	RDTM- OUT[2]	RDTM- OUT[1]	RDTM- OUT[0]	11111111	RW	N/A	RDTMOUT[7:0] = Count register for read data timeout This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E4E8	N/A	1	SIB2_CNTR_CFG _5	Read data time- out count register	CNTR5[7]	CNTR5[6]	CNTR5[5]	CNTR5[4]	CNTR5[3]	CNTR5[2]	CNTR5[1]	CNTR5[0]	11111111	RW	N/A	CNTR5[7:0] = Count register for read data timeout This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E4E9	N/A	1	SIB2_CNTR_CFG _6	Read data time- out count register	CNTR6[7]	CNTR6[6]	CNTR6[5]	CNTR6[4]	CNTR6[3]	CNTR6[2]	CNTR6[1]	CNTR6[0]	00001111	RW	N/A	CNTR6[7:0] = Count register for read data timeout This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E4EA	N/A	1	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4EB	N/A	1	SIB2_NAND_CFG	SDIO IRQ Detect for SIB2	0	sib2_sdio _irq	0	0	0	0	0	0	00000000	rbrrrrr	N/A	
E4EC	N/A	1	SIB2_DATABLK_S IZE0	The max. amount of data to be sent in one block (LSB)	DATABL KS0[7]	DATABL KS0[6]	DATABL KS0[5]	DATABLK S0[4]	DATABL KS0[3]	DATABL KS0[2]	DATABL KS0[1]	DATABLK S0[0]	0000000	RW	N/A	DATABLKS0[7:0] = Number of bytes of data to be sent to SD card in one block. This should be com- patible to BLOCK_LEN field programmed in SD card. The value of 0 corresponds to 1 byte. The max value of BLOCK_LEN is 512 bytes in SD card. The 8051 issue port command.
E4ED	N/A	1	SIB2_DATABLK_S IZE1	The max. amount of data to be sent in one block (MSB)	0	0	0	0	DATABL KS1[3]	DATABL KS1[2]	DATABL KS1[1]	DATABLK S1[0]	0000010	rrrrbbbb	N/A	DATABLKS1[7:0] = Number of bytes of data to be sent to SD card in one block. This should be com- patible to BLOCK_LEN field programmed in SD card. The value of 0 corresponds to 1 byte. The max value of BLOCK_LEN is 512 bytes in SD card. The 8051 issue port command .
E4EE	N/A	1	SIB2_WR_DATA_ CFG	Write data config- uration register	0	0	0	0	0	0	EXP- BUSY	EXP- CRCR	00000011	rrrrrbbb	N/A	
E4EF	N/A	1	SIB2_CARD_CRC _RESP	CRC response from the card after write com- mand	0	0	DATA_S M_BUS Y	COMMA ND_SM_ BUSY	CRCER R	CRCFC[2]	CRCFC[1]	CRCFC[0]	00001000	R	N/A	CRCFC[2:0] = CRC Response from the card.The 8051 issue port command
E4F0	N/A	1	SIB2_RESP_REG _ ¹⁷	Response Data received from the card on response bus.	RESP17 [7]	RESP17[6]	RESP17 [5]	RESP17[4]	RESP17[3]	RESP17 [2]	RESP17 [1]	RESP17[0]	0000000	R	N/A	D[7:0] = RESP17



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E4F1	N/A	1	SIB2_INTR_OUT_ 1	Interrupt gener- ated by the SIB block	BLOCK_ COMP	SPI_ACC _STAT	FIFO_O _DET	BLOCKS _RECEIV ED	CARD_D ET	INT_GG P[1]	INT_GG P[0]	CMD_CO MP_INT	0000XXX0	W1C	N/A	INT_GGP[1:0] = Trig- gered corresponding to PAD_GGPI[1:0], mask==0, the inter- ruptwill be reported to 8051 Bit1 for GPIO[0] and bit2 GPIO[1]
E4F2	N/A	1	SIB2_INTR_IN_M ASK	SIB2 interrupt mask register	0	0	RSTCO NT_MA SK	SENDAB ORT_MA SK	0	RDDCA RD_MA SK	WRDCA RD_MA SK	SNDCMD _MASK	00000000	rrbbrbbb	N/A	
E4F3	N/A	1	SIB2_INTR_OUT_ ENABLE	SIB2 interrupt enable register 1	SDIO	CRCDAT A_ENAB LE	CRCRE SRCVD _ENABL E	DATASTR D_ENAB LE	BLKDAT ASENT_ ENABLE	RSPTIM EOUT_E NABLE	RCVDR ES_ENA BLE	CMDSEN T_ENABL E	00000000	RW	N/A	
E4F4	N/A	1	SIB2_INTR_OUT_ 1_ENABLE	SIB2 interrupt enable register 2	BLOCK_ COMP_ ENABLE	SPI_ACC _STAT_E NABLE	FIFO_O _DET_E NABLE	BLOCKS _RECEIV ED_ENA BLE	CARD_D ET_ENA BLE	INT_GG P_ENAB LE[1]	INT_GG P_ENAB LE[0]	CMD_CO MP_INT_ ENABLE	00000000	RW	N/AN/A	
E4F5	N/A	1	SIB2_SPI_CFG	SIB2 SPI config- uration register	0	C_LOCK	OR	CI_ECC	IN_C_C TRL	ERR_R D	ST_TOK	SPI_CS	00000000	W1C	N/A	
E4F6	N/A	1	SIB2_CNTR_CFG _7	Read time coun- ter extension	0	0	0	CNTR7[4]	CNTR7[3]	CNTR7[2]	CNTR7[1]	CNTR7[0]	0000000	rrrbbbbb	N/A	CNTR7[4:0] = Count register for read data timeout This value indicates the maximum amount of time between the com- mand and read-data before issuing a timeout to 8051. The value of 0 corre- sponds to 0 cycle gap for timeout. The 8051 issue port command.
E4F7	N/A	9	Reserved													
								MCU Regis	ters							
E500	N/A	1	VID_LO	Low byte of the vendor ID	vid7	vid6	vid5	vid4	vid3	vid2	vid1	vid0	00000000	R	N/A	
E501	N/A	1	VID_HI	High byte of the vendor ID	vid15	vid14	vid13	vid12	vid11	vid10	vid9	vid8	00000000	R	N/A	
E502	N/A	1	PID_LO	Low byte of the Product ID	pid7	pid6	pid5	pid4	pid3	pid2	pid1	pid0	00000000	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E503	N/A	1	PID_HI	High byte of the Product ID	pid15	pid14	pid13	pid12	pid11	pid10	pid9	pid8	00000000	R	N/A	
E504	N/A	1	DID_LO	Low byte of the Device ID	did7	did6	did5	did4	did3	did2	did1	did0	00000000	R	N/A	
E505	N/A	1	DID_HI	High byte of the Device ID	did15	did14	did13	did12	did11	did10	did9	did8	00000000	R	N/A	
E506	N/A	250	Reserved													
E600	N/A	1	CPUCS	CPU Control and Status	0	0	PORTC- STB	CLKSPD 1	CLKSPD 0	CLKINV	CLKOE	8051RES	0000010	rrbbbbbr	N/A	PORTCSTB=1: reads/writes to PORTC generate RD# and WR# strobes CLKSPD1:0=8051 clock speed: 00=12, 01-24, 10=48, 11=X CLKI0V=1 to invert CLKOUT signal CLKOET to drive CLKOUT pin 8051RES=1 to reset 8051 (Only the USB host can write to this bit (via the 0xA0 firm- ware load com- mand).)



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E601	N/A	1	IFCONFIG	Interface Config- uration (Ports, GPIF, slave FIFOs)	IFCLK- SRC	3048MH Z	IFCLKO E	IFCLK- POL	ASYNC	GSTATE	IFCFG1	IFCFG0	1000000	RW	N/A	IFCLKSRC: FIFO/ GPIF Clock Source: 0:external (IFGCLK pin); 1:internal 3048MHZ: Internal FIFO/GPIF clock freq: 0=30 MHz, 1=48 MHz IFCLKOE: FIFO/ GPIF Clock Out-put Enable (on IFCLK pin) IFCLKPOL: FIFO/GPIF clock polarity (on IFCLK pin) ASYNC: 1=Slave FIFOs operate in asynchronous mode; 0=Slave FIFOs oper- ate in synchronous mode GSTATE: 1:drive GSTATE[0:2] on PORTE[0:2] IFCFG[1:0]: 00: ports; 01: reserved; 10: GPIF; 11: Slave FIFO (ext master)
E602	N/A	1	FLAGOUT0	Reserved	FLAGB3	FLAGB2	FLAGB1	FLAGB0	FLAGA3	FLAGA2	FLAGA1	FLAGA0	00000000	RW	N/A	FLAGx[3:0] where
E603	N/A	1	FLAGOUT1	Reserved	FLAGD3	FLAGD2	FLAGD1	FLAGD0	FLAGC3	FLAGC2	FLAGC1	FLAGC0	0000000	RW	N/A	x=A,B,C or D FIFO Flag: 0000: PF for FIFO selected by FIFOADR[1:0] pins. 0001-0011: reserved 0100: EP2 PF, 0101: EP4PF, 0110: EP6PF, 0111: EP8 PF 1000: EP2 EF, 1001: EP4EF, 1010: EP6EF, 1011: EP8 EF 1100: EP2 FF, 1101: EP4FF, 1110: EP6FF, 1111: EP8FF
E604	N/A	1	CLRPTRS	Restore FIFOS to default state	NAKALL	0	0	0	EP3	EP2	EP1	EP0	00000000	brrrrrr	N/A	Reset EP2, EP4, EP6, EP8 FIFOs
E605	N/A	1	BPCTL	Breakpoint Con- trol	0	0	0	0	BREAK	BPPULS E	BPEN	0	00000000	rrrrbbbr	N/A	
E606	N/A	1	BPADRH	Breakpoint Address H	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E607	N/A	1	BPADRL	Breakpoint Address L	A7	A6	A5	A4	A3	A2	A1	A0	00000000	RW	N/A	
E608	N/A	1	UART230	230K baud inter- nally generated reference clock	0	0	0	0	0	0	230UAR T1	230UART 0	00000000	rrrrrbb	N/A	
E609	N/A	1	FIFOPOLAR	Slave FIFO Inter- face pins polarity	SGL_IN	SGL_OU T	PKTEN D	SLOE	SLRD	SLWR	EF	FF	0000000	RW	N/A	Polarity for SGL_IN and SGL_OUT 0 (default) = Active High 1 = Active low For remaining bits: 0=active low, 1=active high
E60A	N/A	1	REVID	Chip Revision	rv7	rv6	rv5	rv4	rv3	rv2	rv1	rv0	N/A	R	N/A	
E60B	N/A	1	REVCTL	Chip Revision Control	0	0	0	0	0	0	DYN_O UT	ENH_PK T	00000000	rrrrrbb	N/A	
E60C	N/A	1	HOLD_AMOUNT	MSTB Hold Time (for UDMA)	0	0	0	0	0	0	HOLD- TIME[1]	HOLD- TIME[0]	00000000	rrrrrbb	N/A	
E60D	N/A	1	XCLKCFG	Configures the XCLOCK fre- quency	0	sd_clock _delay[2]	sd_clock _delay[1]	sd_clock_ delay[0]	0	0	mcu_xcl k_div_fr om_slow	mcu_xclk _div_new _method	00000000	rbbbrrbb	N/A	
E60E	N/A	1	XCLKDIV	Divide value of the master clock referred to in XCLKCFG.1	mcu_xcl k_div_va I[7]	mcu_xclk _div_val[6]	mcu_xcl k_div_va l[5]	mcu_xclk _div_val[4]	mcu_xcl k_div_va l[3]	mcu_xcl k_div_va I[2]	mcu_xcl k_div_va l[1]	mcu_xclk _div_val[0]	00010000	RW	N/A	Legal values: If XCLKCFG.1 = 0: [1064] If XCLK- CFG.1 = 1:[2255]
								Astoria Regi	sters							



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E60F	N/A	1	IFCONFIG2	hold SD configu- rations	0	mcu_fast _sd2_xcl k	mcu_sd 2_xclk_o e	mcu_sd2 _xclk_is_i nv	0	0	portd_gp io_en	portb_gpi o_en	00000000	rbbbrrbb	N/A	
								MCU Regis	ters							
E610	N/A	1	PLB_EP1OUTCFG	Endpoint 1-OUT Configuration	VALID	0	TYPE1	TYPE0	0	0	0	0	10100000	brbbrrrr	N/A	Default: BULK OUT 64
E611	N/A	1	PLB_EP1INCFG	Endpoint 1-IN Configuration	VALID	0	TYPE1	TYPE0	0	0	0	0	10100000	brbbrrrr	N/A	Default: BULK OUT 64
E612	N/A	1	EP2CFG	Endpoint 2 Con- figuration	VALID	DIR	TYPE1	TYPE0	SIZE	0	BUF1	BUF0	10100010	bbbbbrbb	N/A	Default: BULK OUT 512 double buffered
E613	N/A	1	EP4CFG	Endpoint 4 Con- figuration	VALID	DIR	TYPE1	TYPE0	0	0	0	0	10100000	bbbbrrrr	N/A	Default: BULK OUT (512 double buffered only choice)
E614	N/A	1	EP6CFG	Endpoint 6 Con- figuration	VALID	DIR	TYPE1	TYPE0	SIZE	0	BUF1	BUF0	11100010	bbbbbrbb	N/A	Default: BULK IN 512 double buffered
E615	N/A	1	EP8CFG	Endpoint 8 Con- figuration	VALID	DIR	TYPE1	TYPE0	0	0	0	0	11100000	bbbbrrrr	N/A	Default: BULK IN (512 double buffered only choice)
								Astoria Regi	sters							
E616	N/A	1	XCLKCFG2	Configures the SD2 XCLOCK frequency	0	sd2_cloc k_delay[2]	sd2_cloc k_delay[1]	sd2_clock _delay[0]	0	0	mcu_sd 2_xclk_d iv_from_ slow	mcu_sd2 _xclk_div _new_me thod	00000000	rbbbrrbb	N/A	
E617	N/A	1	XCLKDIV2	Divide value of the master clock referred to in XCLKCFG2	mcu_sd 2_xclk_d iv_val[7]	mcu_sd2 _xclk_div _val[6]	mcu_sd 2_xclk_d iv_val[5]	mcu_sd2 _xclk_div _val[4]	mcu_sd2 _xclk_div _val[3]	mcu_sd 2_xclk_d iv_val[2]	mcu_sd 2_xclk_d iv_val[1]	mcu_sd2 _xclk_div _val[0]	00010000	RW	N/A	Legal values: If XCLKCFG2.1 = 0: [1064] If XCLKCFG2.1 = 1:[2255]
								MCU Regis	ters							



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E618	N/A	1	EP2FIFCFG	Endpoint 2/Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbrb	N/A	INFM1 (In FULL flag minus 1): 0=normal, 1=flags active one
E619	N/A	1	EP4FIFCFG	Endpoint 4/Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	byte early OEP1 (Out EMPTY flag plus 1): 0=nor- mal, 1=flags active
E61A	N/A	1	EP6FIFCFG	Endpoint 6/Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	one byte early AUTOOUT=1valid OUT packet auto-
E61B	N/A	1	EP8FIFCFG	Endpoint 8/Slave FIFO Configura- tion	0	INFM1	OEP1	AUTO- OUT	AUTOIN	ZERO- LENIN	0	WORD- WIDE	00000101	rbbbbbrb	N/A	matically becomes part of OUT FIFO AUTOOUT =08051 decides if to commit data to the OUT FIFO AUTOIN =1SIE packetizes/dis- patches IN-FIFO data using EPx- AUTOINLEN AUTOIN =08051 dispatches an IN packet by writing byte count WORD - WIDE =1: PB=FD[0:7], PD=PD ZEROLENIN : 0=dis- able; 1=send zero len pkt on PKTEND - If any of the four WORD-WIDE bits=1, core configures PD as FD15:8
E61C	N/A	4	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E620	N/A	1	EP2PKTLENH	Endpoint 2 AUTOIN Packet Length H	0	0	0	0	0	PL10	PL9	PL8	00000010	rrrrbbb	N/A	
E621	N/A	1	EP2PKTLENL	Endpoint 2 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW	N/A	Default is 512 byte
E622	N/A	1	EP4PKTLENH	Endpoint 4 AUTOIN Packet Length H	0	0	0	0	0	0	PL9	PL8	00000010	rrrrrbb	N/A	packets; can set smaller IN packets. SIE divides IN-FIFO
E623	N/A	1	EP4PKTLENL	Endpoint 4 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW	N/A	data into this-length packets when AUTOIN=1. When AUTOIN=0, 8051
E624	N/A	1	EP6PKTLENH	Endpoint 6 AUTOIN Packet Length H	0	0	0	0	0	PL10	PL9	PL8	00000010	rrrrbbb	N/A	loads a byte count for every packet (in EPxBCH/L). EP2,6 can have 1024 max
E625	N/A	1	EP6PKTLENL	Endpoint 6 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW	N/A	bytes, EP4,8 can have 512 max bytes. these registers only
E626	N/A	1	EP8PKTLENH	Endpoint 8 AUTOIN Packet Length H	0	0	0	0	0	0	PL9	PL8	00000010	rrrrrbb	N/A	used for AUTOIN
E627	N/A	1	EP8PKTLENL	Endpoint 8 AUTOIN Packet Length L	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	00000000	RW	N/A	
E628	N/A	1	ECC_CFG	ECC Configura- tion	0	0	0	0	0	0	DP16	ECCM	00000000	rrrrrbb	N/A	ECCM selects the ECC block size mode.
E629	N/A	1	ECC_RESET	ECC Reset	b7	b6	b5	b4	b3	b2	b1	ь0	0000000	W1C	N/A	Writing any value to this register resets the ECC logic. After ECCRESET is writ- ten, ECC will be calculated on the next 512 bytes passed across the GPIF or Slave FIFO interface.
E62A	N/A	1	ECC1_BYTE0	ECC1 Byte0	LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8	00000000	R	N/A	LINE [15:8] This is the second eight bits of the line parity
E62B	N/A	1	ECC1_BYTE1	ECC1 Byte1	LINE7	LINE6	LINE5	LINE4	LINE3	LINE2	LINE1	LINE0	00000000	R	N/A	LINE[7:0] This is the lower eight bits of the line parity



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E62C	N/A	1	ECC1_BYTE2	ECC1 Byte2	COL5	COL4	COL3	COL2	COL1	COL0	LINE17	LINE16	00000000	R	N/A	COL[5:0]: This is the 6 bit column parity LINE[17:16]: This is the upper two bits of the line parity
E62D	N/A	1	ECC2_BYTE0	ECC2 Byte0	LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8	00000000	R	N/A	LINE [15:8] This is the second eight bits of the line parity
E62E	N/A	1	ECC2_BYTE1	ECC2 Byte1	LINE7	LINE6	LINE5	LINE4	LINE3	LINE2	LINE1	LINE0	00000000	R	N/A	LINE[7:0] This is the lower eight bits of the line parity
E62F	N/A	1	ECC2_BYTE2	ECC2 Byte2	COL5	COL4	COL3	COL2	COL1	COL0	0	0	00000000	R	N/A	COL[5:0]: This is the 6 bit column parity.
E630	N/A	1	EP2ALMOSTH	Endpoint 2/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	IN_PKT S[2]	IN_PKTS[1]	IN_PKT S[0]	0	PFC[9]	PFC[8]	10001000	bbbbbrbb	N/A	
E631	N/A	1	EP2ALMOSTL	Endpoint 2/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	
E632	N/A	1	EP4ALMOSTH	Endpoint 4/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	0	IN_PKTS[1]	IN_PKT S[0]	0	0	PFC[8]	10001000	bbrbbrrb	N/A	
E633	N/A	1	EP4ALMOSTL	Endpoint 4/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	
E634	N/A	1	EP6ALMOSTH	Endpoint 6/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	IN_PKT S[2]	IN_PKTS[1]	IN_PKT S[0]	0	PFC[9]	PFC[8]	00001000	bbbbbrbb	N/A	
E635	N/A	1	EP6ALMOSTL	Endpoint 6/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	
E636	N/A	1	EP8ALMOSTH	Endpoint 8/Slave FIFO Program- mable-Level Flag HIGH	DECIS	PKTSTAT	0	IN_PKTS[1]	IN_PKT S[0]	0	0	PFC[8]	00001000	bbrbbrrb	N/A	
E637	N/A	1	EP8ALMOSTL	Endpoint 8/Slave FIFO Prog. Flag LOW	PFC[7	PFC[6]	PFC[5]	PFC[4]	PFC[3]	PFC[2]	PFC[1]	PFC[0]	00000000	RW	N/A	
E638	N/A	8	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E640	N/A	1	EP2ISOINPKTS	Endpoint 2 (if ISO) IN Packets Per Frame	AADJ	0	0	0	0	0	INPPF[1]	INPPF[0]	00000001	brrrrbb	N/A	
E641	N/A	1	Reserved													
E642	N/A	2	EP6ISOINPKTS	Endpoint 6 (if ISO) IN Packets Per Frame	AADJ	0	0	0	0	0	INPPF[1]	INPPF[0]	00000001	brrrrbb	N/A	
E643	N/A	5	Reserved													
E648	N/A	1	INPKTEND	Force IN Packet End	SKIP	0	0	0	EP3	EP2	EP1	EP0	XXXXXXXX	w	N/A	REVCTL.0=1 to enable this feature
E649	N/A	1	OUTPKTEND	Force OUT Packet End	SKIP	0	0	0	EP3	EP2	EP1	EP0	xxxxxxx	w	N/A	REVCTL.0=1 to enable this feature
E64A	N/A	6	Reserved													
E650	N/A	1	EP2FLAGIE	EP2 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	EDGEPF=0; Rising edge EDGEPF=1; Falling edge
E651	N/A	1	EP2FLAGIRQ	EP2 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E652	N/A	1	EP4FLAGIE	EP4 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E653	N/A	1	EP4FLAGIRQ	EP4 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E654	N/A	1	EP6FLAGIE	EP6 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E655	N/A	1	EP6FLAGIRQ	EP6 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E656	N/A	1	EP8FLAGIE	EP8 Slave FIFO Flag Interrupt Enable (INT4)	0	0	0	0	EDGEPF	PF	EF	FF	00000000	rrrrbbbb	N/A	
E657	N/A	1	EP8FLAGIRQ	EP8 Interrupt flag enable	0	0	0	0	0	PF	EF	FF	00000000	W1C	N/A	
E658	N/A	1	IBNIE	IN-BULK-NAK Interrupt Enable (INT2)	0	0	EP8	EP6	EP4	EP2	EP1	EP0	00000000	rrbbbbbb	N/A	
E659	N/A	1	IBN	IN-BULK-NAK Interrupt Request (INT2)	0	01	EP8	EP6	EP4	EP2	EP1	EP0	00000000	W1C	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E65A	N/A	1	EPPINGIEN	Endpoint Ping- NAK / IBN Inter- rupt Enable	EP8	EP6	EP4	EP2	EP1	EP0	0	IBN	00000000	bbbbbbrb	N/A	
E65B	N/A	1	EPPINGIRQ	Endpoint Ping- NAK/IBN Inter- rupt Request (INT2)	EP8	EP6	EP4	EP2	EP1	EP0	0	IBN	00000000	W1C	N/A	
E65C	N/A	1	USBIEN	USB Int Enables	0	EP0ACK	HSGRA NT	URES	SUSP	SUTOK	SOF	SUDAV	00000000	rbbbbbbb	N/A	
E65D	N/A	1	USBIRQ	USB Interrupt Requests	0	EP0ACK	HSGRA NT	URES	SUSP	SUTOK	SOF	SUDAV	00000000	W1C	N/A	
E65E	N/A	1	EPIEN	Endpoint Inter- rupt Enables	EP8	EP6	EP4	EP2	EP1OUT	EP1IN	EP0OUT	EP0IN	00000000	RW	N/A	
E65F	N/A	1	EPIRQ	Endpoint Inter- rupt Requests (INT2)	EP8	EP6	EP4	EP2	EP1OUT	EP1IN	EP0OUT	EP0IN	00000000	W1C	N/A	
E660	N/A	1	GPIFIE	GPIF Interrupt Enables	0	0	0	0	0	0	GPIFWF	GPIF- DONE	00000000	RW	N/A	
E661	N/A	1	GPIFIRQ	GPIF Interrupt Request (INT4)	SGLDAT _WR	SGLDAT _RD	0	0	0	0	GPIFWF	GPIF- DONE	00000000	W1C	N/A	
E662	N/A	1	EPERRIEN	USB Error Inter- rupt Enables	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMI T	00000000	bbbbrrrb	N/A	
E663	N/A	1	EPERRIRQ	USB Error Inter- rupt Requests	ISOEP8	ISOEP6	ISOEP4	ISOEP2	0	0	0	ERRLIMI T	00000000	W1C	N/A	
E664	N/A	1	ERRLIMIT	USB Error Coun- ter and Limit	EC[3]	EC[2]	EC[1]	EC[0]	LIMIT[3]	LIMIT[2]	LIMIT[1]	LIMIT[0]	00000100	rrrrbbbb	N/A	LIMIT[1:0] = USB bus error count and limit. The firmware can enable the inter- rupt to cause an interrupt when the limit is reached. The default limit count is 4 EC[3:0] = Error count has a maximum value of 15
E665	N/A	1	CLRERRCNT	Clear Error Count	CLR_ER R_CNT[7]	CLR_ER R_CNT[6]	CLR_ER R_CNT[5]	CLR_ER R_CNT[4]	CLR_ER R_CNT[3]	CLR_ER R_CNT[2]	CLR_ER R_CNT[1]	CLR_ER R_CNT[0]	xxxxxxx	w	N/A	
E666	N/A	1	INT2IVEC	INTERRUPT 2 (USB) Autovector	0	I2V4	I2V3	I2V2	I2V1	I2V0	0	0	00000000	R	N/A	I2V indicates the source of an interrupt from the USB Core.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E667	N/A	1	INT4IVEC	Interrupt 4 (slave FIFOs & GPIF) Autovector	0	0	I4V3	I4V2	I4V1	I4V0	0	0	10000000	R	N/A	I4V indicates the source of an interrupt from the USB Core.
E668	N/A	1	INTSETUP	Interrupt 2&4 Setup	AV5EN	0	0	AV6EN	AV2EN	0	INT4SR C	AV4EN	00000000	brrbbrbb		
E669	N/A	7	Reserved													
E670	N/A	1	PORTACFG	IO PORTA Alter- nate Configura- tion	FLAGD S	SLCS	0	0	0	0	INT1	INT0	00000000	RW	N/A	INT[1:0] = Setting these bits to '1' con- figures these PORTA pins as the INT1 or INT0 pins.
E671	N/A	1	PORTCCFG	IO PORTC Alter- nate Configura- tion	GPIF_A DR[7]	GPIF_AD R[6]	GPIF_A DR[5]	GPIF_AD R[4]	GPIF_A DR[3]	GPIF_A DR[2]	GPIF_A DR[1]	GPIF_AD R[0]	0000000	RW	N/A	Set these pins to "1" to configure this port to output the lower address of enabled GPIF address pins. Additional bit set in PORTECFG, bit 7.
E672	N/A	1	PORTECFG	IO PORTE Alter- nate Configura- tion	GPIF_A DR	T2EX	INT6	RXDOUT 1	RXDOU T0	TOUT2	TOUT1	ΤΟυΤΟ	0000000	RW	N/A	TOU[2:0] = Serial mode 0 provides synchronous, half- duplex serial commu- nication. For Serial Port 0, serial data out- put occurs on the RXD0OUT pin, serial data is received on the RXD0 pin, and the TXD0 pin,
E673	N/A	1	Reserved													
								Astoria Regi	sters							·
E674	N/A	1	SD1_WAKEUP	Wakeup from Suspend through SD1 pins	0	0	STATUS _WAKE UP_SD_ D3	STATUS_ WAKEUP _SD_D1	POL_W AKEUP_ SD_D3	POL_W AKEUP_ SD_D1	EN_WA KEUP_S D_D3	EN_WAK EUP_SD _D1	00000000	rrbbbbbb	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E675	N/A	1	SD2_WAKEUP	Wakeup from Suspend through SD2 pins	0	0	STATUS _WAKE UP_SD2 _D3	STATUS_ WAKEUP _SD2_D1	POL_W AKEUP_ SD2_D3	POL_W AKEUP_ SD2_D1	EN_WA KEUP_S D2_D3	EN_WAK EUP_SD 2_D1	00000000	rrbbbbbb	N/A	
E676	N/A	1	GPIO_WAKEUP	Wakeup from Suspend through GPIO pins	0	0	0	0	0	STATUS _WAKE UP_GPI 01	POL_W AKEUP_ GPIO1	EN_WAK EUP_GPI O1	00000000	rrrrrbbb	N/A	
				•		•		MCU Regis	ters						•	
E677	N/A	1	Reserved													
E678	N/A	1	PLB_I2CS	I2C-Compatible Bus Control & Status	START	STOP	LASTRD	ID1	ID0	BERR	ACK	DONE	00000000	bbbrrrrr	N/A	
E679	N/A	1	PLB_I2DAT	I2C-Compatible Bus Data	D7	D6	D5	D4	D3	D2	D1	D0	00000000	RW	N/A	Eight bits of data; writing or reading this register triggers a bus transaction.
E67A	N/A	1	PLB_I2FREQ	I2C-Compatible Bus Control	0	0	0	0	0	0	STOPIE	400KHZ	00000000	rrrrrbb	N/A	
E67B	N/A	1	MOVXAUTODATA 1	Autotr1 MOVX access, when APTREN=1	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
E67C	N/A	1	MOVXAUTODATA 2	Autotr2 MOVX access, when APTREN=1	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
E67D	N/A	1	CRCH	UDMA CRC MSB	CRC15	CRC14	CRC13	CRC12	CRC11	CRC10	CRC9	CRC8	01001010	RW	N/A	
E67E	N/A	1	CRCL	UDMA CRC LSB	CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0	10111010	RW	N/A	
E67F	N/A	1	CRCQUALIFIER	UDMA CRC Qualifier	QEN- ABLE	0	0	0	QSTATE	QSIGNA L2	QSIGNA L1	QSIGNAL 0	00000000	brrrbbbb	N/A	
E680	N/A	1	PLB_USBCS	USB Control and Status	HSM	0	0	USB_FS_ IDLE	DISCON	NOSYN- SOF	RENUM	SIG- RSUME	00001010	rrrbbbbb	N/A	
E681	N/A	1	Reserved													
E682	N/A	1	PLB_WAKEUP	Wakeup Control and Status	WU2	WU	WU2PO L	WUPOL	0	DPEN	WU2EN	WUEN	xxx00010 1	wwb- brbbb	N/A	
E683	N/A	1	TOGCTL	Data Toggle Con- trol	Q	s	R	Ю	EP3	EP2	EP1	EP0	00000000	rwwbbbb b	N/A	
E684	N/A	1	PLB_FRMH	USB Frame Count High	0	0	0	0	0	FC10	FC9	PFC8	00000000	R	N/A	
E685	N/A	1	PLB_FRML	USB Frame Count Low	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0	00000000	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E686	N/A	1	PLB_MICROSOF	USB Microframe Count	0	0	0	0	0	MF2	MF1	MF0	00000000	R	N/A	
E687	N/A	1	PLB_FNADDR	USB Function Address	0	FA6	FA5	FA4	FA3	FA2	FA1	FA0	00000000	R	N/A	
E688	N/A	2	Reserved													
E68A	N/A	1	PLB_EP0BCH	EP0 Byte Count High	BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8	xxxxxxx	R	N/A	Even though the EP0 buffer is only 64
E68B	N/A	1	PLB_EP0BCL	EP0 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	R	N/A	bytes, the EP0 byte count is expanded to 16 bits to allow using the SUDPTR with a custom length, instead of USB-dic- tated length (from Setup Data Packet and number of requested bytes). The byte count bits in parentheses apply only when SDP- AUTO (SUDP- TRCTL.0) = 0.
E68C	N/A	1	Reserved													
E68D	N/A	1	PLB_EP1OUTBC	Endpoint 1 OUT Byte Count	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	rbbbbbbb	N/A	
E68E	N/A	1	Reserved													
E68F	N/A	1	PLB_EP1INBC	Endpoint 1 IN Byte Count	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	xxxxxxx	rbbbbbbb	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E690	N/A	1	EP2BCH	Endpoint 2 Byte Count High	0	0	0	0	0	BC10	BC9	BC8	00000000	rrrrrbbb	N/A	
E691	N/A	1	EP2BCL	Endpoint 2 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	RW	N/A	
E692	N/A	2	Reserved]
E694	N/A	1	EP4BCH	Endpoint 4 Byte Count High	0	0	0	0	0	0	BC9	BC8	00000000	rrrrrbb	N/A	
E695	N/A	1	EP4BCL	Endpoint 4 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	RW	N/A	EP2 and EP6 can be either 512 or 1024
E696	N/A	2	Reserved													bytes.
E698	N/A	1	EP6BCH	Endpoint 6 Byte Count High	0	0	0	0	0	BC10	BC9	BC8	00000000	rrrrrbbb	N/A	EP4 and EP8 can be 512 bytes only.
E699	N/A	1	EP6BCL	Endpoint 6 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	RW	N/A	
E69A	N/A	2	Reserved													1
E69C	N/A	1	EP8BCH	Endpoint 8 Byte Count High	0	0	0	0	0	0	BC9	BC8	00000000	rrrrrbb	N/A	
E69D	N/A	1	EP8BCL	Endpoint 8 Byte Count Low	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	RW	N/A	
E69E	N/A	2	Reserved													
E6A0	N/A	1	PLB_EP0CS	EP0 Control and Status	HSNAK	0	0	0	0	0	BUSY	STALL	00000000	wrrrrrb	N/A	
E6A1	N/A	1	PLB_EP1OUTCS	Endpoint 1 OUT Control and Sta- tus	0	0	0	0	0	0	BUSY	STALL	00000000	rrrrrrb	N/A	
E6A2	N/A	1	PLB_EP1INCS	Endpoint 1 IN Control and Sta- tus	0	0	0	0	0	0	BUSY	STALL	00000000	rrrrrrb	N/A	
E6A3	N/A	1	EP2CS	Endpoint 2 Con- trol and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	STALL	0010100	rrrrrrb	N/A	
E6A4	N/A	1	EP4CS	Endpoint 4 Con- trol and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	STALL	0010100	rrrrrb	N/A	NPAK2:0=number of packets in the FIFO,
E6A5	N/A	1	EP6CS	Endpoint 6 Con- trol and Status	0	NPAK2	NPAK1	NPAK0	FULL	EMPTY	0	OSTALL	0000100	rmmb	N/A	0-4. NPAK1:0=num- ber of packets in the FIFO, 0-2
E6A6	N/A	1	EP8CS	Endpoint 8 Con- trol and Status	0	0	NPAK1	NPAK0	FULL	EMPTY	0	STALL	0000100	rmmb	N/A	
E6A7	N/A	1	EP2FLAGS	Endpoint 2 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000010	R	N/A	



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E6A8	N/A	1	EP4FLAGS	Endpoint 4 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000010	R	N/A	
E6A9	N/A	1	EP6FLAGS	Endpoint 6 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000110	R	N/A	
E6AA	N/A	1	EP8FLAGS	Endpoint 8 slave FIFO Flags	0	0	0	0	0	PF	EF	FF	00000110	R	N/A	
E6AB	N/A	1	EP2FIFOBCNTH	Endpoint 2 Slave FIFO Total Byte Count HIGH	0	0	0	BC12	BC11	BC10	BC9	BC8	00000000	R	N/A	
E6AC	N/A	1	EP2FIFOBCNTL	Endpoint 2 Slave FIFO Total Byte Count LOW	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R	N/A	
E6AD	N/A	1	EP4FIFOBCNTH	Endpoint 4 Slave FIFO Total Byte Count HIGH	0	0	0	0	0	BC10	BC9	BC8	00000000	R	N/A	
E6AE	N/A	1	EP4FIFOBCNTL	Endpoint 4 Slave FIFO Total Byte Count LOW	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R	N/A	EP2 max 4096 EP4 max 1024
E6AF	N/A	1	EP6FIFOBCNTH	Endpoint 6 Slave FIFO Total Byte Count HIGH	0	0	0	0	BC11	BC10	BC9	BC8	00000000	R	N/A	EP6 max 2048 EP8 max 1024
E6B0	N/A	1	EP6FIFOBCNTL	Endpoint 6 Slave FIFO Total Byte Count LOW	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R	N/A	
E6B1	N/A	1	EP8FIFOBCNTH	Endpoint 8 Slave FIFO Total Byte Count HIGH	0	0	0	0	0	BC10	BC9	BC8	00000000	R	N/A	
E6B2	N/A	1	EP8FIFOBCNTL	Endpoint 8 Slave FIFO Total Byte Count LOW	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	00000000	R	N/A	
E6B3	N/A	1	PLB_SUDPTRH	Setup Data Pointer High Address Byte	A15	A14	A13	A12	A11	A10	A9	A8	00000000	RW	N/A	
E6B4	N/A	1	PLB_SUDPTRL	Setup Data Pointer Low Address Byte	A7	A6	A5	A4	A3	A2	A1	A0	0000000	bbbbbbbr	N/A	This buffer is used as a target or source by the Setup Data Pointer and it must be WORD (2-byte) aligned. This 16-bit pointer, SUDPTRH:L provides hardware assistance for han- dling CONTROL IN transfers.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E6B5	N/A	1	PLB_SUDPTRAUT O	Setup Data Pointer AUTO Mode	0	0	0	0	0	0	0	SDP- AUTO	00000001	rrrrrb	N/A	
E6B6	N/A	2	Reserved													
							8	Bytes of Set	up Data							
E6B8	N/A	1	PLB_SETUPDAT0	SETUPDAT[0] = bmRequestType	D7	D6	D5	D4	D3	D2	D1	D0	0000000	R	N/A	D7: Data Transfer Direction; 0=host-to- device, 1=device-to- host D65 Type; 0=standard, 1=class, 2=vendor, 3=reserved D40 Recipient; 0=device, 1=interface, 2=end- point, 3=other, 431=reserved
E6B9	N/A	1	PLB_SETUPDAT1	SETUPDAT[1] = bmRequest	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	Specific request
E6BA	N/A	1	PLB_SETUPDAT2	SETUPDAT[2:3]	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	Word-sized field that
E6BB	N/A	1	PLB_SETUPDAT3	= wValue	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	varies according to request
E6BC	N/A	1	PLB_SETUPDAT4		D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	Word-sized field that
E6BD	N/A	1	PLB_SETUPDAT5	SETUPDAT[4:5] = wIndex	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	varies according to request; typically used to pass an index or offset
E6BE	N/A	1	PLB_SETUPDAT6	SETUPDAT[6:7]	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	Number of bytes to
E6BF	N/A	1	PLB_SETUPDAT7	= wLength	D7	D6	D5	D4	D3	D2	D1	D0	00000000	R	N/A	transfer if there is a data stage
E6C0	N/A	1	WFSELECT	Waveform Selec- tor	SIN- GLEWR[1]	SIN- GLEWR[0]	SIN- GLERD[1]	SIN- GLERD[0]	FIFOWR [1]	FIFOWR [0]	FIFORD[1]	FIFORD[0]	11100100	RW	N/A	Select waveform
E6C1	N/A	1	IDLE_CS	GPIF Done, GPIF IDLE drive mode	DONE	0	0	0	0	0	0	IDLEDRV	10000000	rrrrrb	N/A	
E6C2	N/A	1	IDLE_CTLOUT	Inactive Bus, CTL states	CTLOE1	CTLOE0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	11111111	RW	N/A	CTL5:0 CTL Output States CTLOE1:0 CTL Out- put Enables
E6C3	N/A	1	CTLOUTCFG	CTL Drive Type	TRICTL	0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	00000000	brbbbbbb	N/A	CTL5:0 CTL Output Drive Type



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E6C4	N/A	1	GPIFADRH	GPIF Address H	0	0	0	0	0	0	0	GPIFA8	0000000	rrrrrrb	N/A	GPIFADRH/L active
E6C5	N/A	1	GPIFADRL	GPIF Address L	GPIFA7	GPIFA6	GPIFA5	GPIFA4	GPIFA3	GPIFA2	GPIFA1	GPIFA0	0000000	RW	N/A	immediately when written to
E6C6	N/A	1	FLOW_STATE	Flowstate Enable and Selector	FSE	0	0	0	0	FS2	FS1	FS0	0000000	brrrrbbb	N/A	FS2:0 = Defines which GPIF state is the flow state. Valid values are 0-6.
E6C7	N/A	1	FLOW_LOGIC	Flowstate Logic	LFUNC1	LFUNC0	TERMA 2	TERMA1	TERMA0	TERMB 2	TERMB 1	TERMB0	000000	RW	N/A	LFUNC1:0 : 00 = A AND B 01 = A OR B 10 = A XOR B 11 = !A AND B
E6C8	N/A	1	FLOW_EQ0_CTL OUT	CTL Pin States in Flowstate (when Logic = 0)	CTLOE1	CTLOE0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	0000000	RW	N/A	
E6C9	N/A	1	FLOW_EQ1_CTL OUT	CTL Pin States in Flowstate (when Logic = 1)	CTLOE1	CTLOE0	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0	0000000	RW	N/A	
E6CA	N/A	1	FLOW_HOLDOFF	Hold off Configu- ration	HOPERI OD3	HOPERI OD2	HOPERI OD1	HOPERI OD0	HOSTAT E	HOCTL2	HOCTL1	HOCTL0	0000000	RW	N/A	
E6CB	N/A	1	FLOW_MSTRSIG_ SEL	Flowstate Mas- ter Strobe Con- figuration	SLAVE	RDYAS- YNC	CON- TROL	SUSTAIN	0	MSTB2	MSTB1	MSTB0	00100000	bbbbrbbb	N/A	
E6CC	N/A	1	FLOW_MSTRSIG_ EDGE	Flowstate Mas- ter Strobe Rising/ Falling Edge Configuration	0	0	0	0	0	0	FALL- ING	RISING	00000001	rrrrrbb	N/A	
E6CD	N/A	1	FLOW_MSTRCTL _HALFPD	Master-Strobe Half-Period	D7	D6	D5	D4	D3	D2	D1	D0	00000010	RW	N/A	In units of IFCLK/2. Must be >= 2
E6CE	N/A	1	XFRCNT_BYTE3	GPIF Transaction Count Byte 3	TC31	TC30	TC29	TC28	TC27	TC26	TC25	TC24	00000000	RW	N/A	
E6CF	N/A	1	XFRCNT_BYTE2	GPIF Transaction Count Byte 2	TC23	TC22	TC21	TC20	TC19	TC18	TC17	TC16	00000000	RW	N/A	
E6D0	N/A	1	XFRCNT_BYTE1	GPIF Transaction Count Byte 1	TC15	TC14	TC13	TC12	TC11	TC10	TC9	TC8	00000000	RW	N/A	
E6D1	N/A	1	XFRCNT_BYTE0	GPIF Transaction Count Byte 0	TC7	TC6	TC5	TC4	тсз	TC2	TC1	тсо	00000000	RW	N/A	
E6D2	N/A	1	EP2GPIFFLAG	Endpoint 2 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	rrrrrbb	N/A	00: Programmable flag; 01: Empty, 10: Full, 11: reserved



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E6D3	N/A	1	EP2TIL	Endpoint 2 GPIF Stop Transaction	0	0	0	0	0	0	0	FIFO2FL AG	00000000	rrrrrb	N/A	1=override TC value, stop on FIFO Prog. Flag.
E6D4	N/A	1	EP2TRIG	Endpoint 2 GPIF Trigger	b7	b6	b5	b4	b3	b2	b1	bO	xxxxxxx	w	N/A	Write 0xFF to this register to initiate a GPIF write. Read from this register to initiate a GPIF read
E6D5	N/A	5	Reserved													
E6DA	N/A	1	EP4GPIFFLAG	Endpoint 2 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	rrrrrbb	N/A	00: Programmable flag; 01: Empty, 10: Full, 11: reserved
E6DB	N/A	1	EP4TIL	Endpoint 2 GPIF Stop Transaction	0	0	0	0	0	0	0	FIFO4FL AG	00000000	rrrrrb	N/A	1=override TC value, stop on FIFO Prog. Flag.
E6DC	N/A	1	EP4TRIG	Endpoint 2 GPIF Trigger	b7	b6	b5	b4	b3	b2	b1	b0	xxxxxxx	w	N/A	Write 0xFF to this register to initiate a GPIF write. Read from this register to initiate a GPIF read
E6DD	N/A	6	Reserved													
E6E2	N/A	1	EP6GPIFFLAG	Endpoint 2 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	rrrrrbb	N/A	00: Programmable flag; 01: Empty, 10: Full, 11: reserved
E6E3	N/A	1	EP6TIL	Endpoint 2 GPIF Stop Transaction	0	0	0	0	0	0	0	FIFO6FL AG	00000000	rrrrrb	N/A	1=override TC value, stop on FIFO Prog. Flag.
E6E4	N/A	1	EP6TRIG	Endpoint 2 GPIF Trigger	b7	b6	b5	b4	b3	b2	b1	b0	xxxxxxx	w	N/A	Write 0xFF to this register to initiate a GPIF write. Read from this register to initiate a GPIF read
E6E5	N/A	5	Reserved													
E6EA	N/A	1	EP8GPIFFLAG	Endpoint 2 GPIF Flag select	0	0	0	0	0	0	FS1	FS0	00000000	rrrrrbb	N/A	00: Programmable flag; 01: Empty, 10: Full, 11: reserved
E6EB	N/A	1	EP8TIL	Endpoint 2 GPIF Stop Transaction	0	0	0	0	0	0	0	FIFO8FL AG	00000000	rrrrrrb	N/A	1=override TC value, stop on FIFO Prog. Flag.



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E6EC	N/A	1	EP8TRIG	Endpoint 2 GPIF Trigger	b7	b6	b5	b4	b3	b2	b1	b0	xxxxxxx	w	N/A	Write 0xFF to this register to initiate a GPIF write. Read from this register to initiate a GPIF read
E6ED	N/A	3	Reserved													
E6F0	N/A	1	SGLDATH	GPIF Data High (16-bit mode only)	D15	D14	D13	D12	D11	D10	D9	D8	00000000	RW	N/A	Contains the data written to or read from the FD15:8 (PORTD) pins using the GPIF waveform.
E6F1	N/A	1	SGLDATL	Read/Write GPIF Data L and trig- ger trans-action	D7	D6	D5	D4	D3	D2	D1	D0	0000000	RW	N/A	Contains the data written to or read from the FD7:0 (PORTB) pins. Read- ing or writing low- byte triggers a GPIF transaction.
E6F2	N/A	1	SGLDATLNOX	Read GPIF Data L, no transaction trigger	D7	D6	D5	D4	D3	D2	D1	D0	0000000	RW	N/A	Contains the data written to or read from the FD7:0 (PORTB) pins. Read or write low byte does not trigger GPIF transaction.
E6F3	N/A	1	READYCFG	Internal RDY,Sync/Async, RDY pin states	INTRDY	SAS	TCXRD Y5	0	0	0	0	0	0000000	bbbrrrrr	N/A	INTRDY is 8051 'ready', like RDYn pins. RDYn indicate pin states SAS=1: synchro- nous, 0:asynchro- nous (2-flops) RDYn inputs
E6F4	N/A	1	READYSTAT	GPIF Ready Sta- tus	0	0	RDY5	RDY4	RDY3	RDY2	RDY1	RDY0	00xxxxx	R	N/A	Instantaneous states of the RDY pins. The current state of the RDY[5:0] pins, sam- pled at each rising edge of the GPIF clock.
E6F5	N/A	1	ABORT	Abort GPIF Waveforms	b7	b6	b5	b4	b3	b2	b1	b0	00000000	w	N/A	Write 0xFF to imme- diately abort a GPIF transaction and tran- sition to the Idle State.
E6F6	N/A	10	Reserved													



MCU Addr Hex	P-port Hex	Size	Name	Description	b7	b6	b5	b4	b3	b2	b1	b0	Default	MCU Access	P-port Access	Notes
E700	N/A		Reserved													
F000	N/A	102 4	EP2 Buffer	512/1024-byte EP 2 / slave FIFO buffer (IN or OUT	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	For 512 use only 0xF000-0xF1FF
F400	N/A	512	EP4 Buffer	512 EP 4 / slave FIFO buffer (IN or OUT	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
F600	N/A	512	Reserved													
F800	N/A	102 4	EP6 Buffer	512/1024-byte EP 6 / slave FIFO buffer (IN or OUT	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	For 512 use only 0xF000-0xF1FF
FC00	N/A	512	EP8 Buffer	512 EP 8 / slave FIFO buffer (IN or OUT	D7	D6	D5	D4	D3	D2	D1	D0	xxxxxxx	RW	N/A	
FE00	N/A	512	Reserved													

