

ICEP 2013

International Conference on Electronics Packaging

April 10-12, 2013

Osaka International Convention Center Osaka, Japan

Sponsored by JIEP, IEEE CPMT Society Japan Chapter and IMAPS

(c) Osaka Convention & Tourism Bureau



With great honor and pleasure, we, the conference committee, welcome you to the 13th **International Symposium on Electronics Packaging (ICEP2013)** held in Osaka. ICEP is the premier international conference covering wide ranges of “Jisso”, such as advanced semiconductor/electronics packaging, new materials, fabrication process, modeling/simulation, and applications. Both academic and industry professionals come together annually from all over the world. Since 1980, started as IMC, the impact of this conference has significantly grown up on electronics packaging field.

Following the successful meetings in Sapporo(2010), Nara(2011), and Tokyo(2012), the ICEP is proudly held in Osaka for the first time of its history from April 10 to 12, 2013, the best season of cherry blossoms. Osaka is not just only the second largest city in Japan, but also has successful history as the center for international trade and cultural interactions. In the 7th century, the oldest palace, Naniwa-no-miya” was built. During the 17th century, Osaka became the center for trade, thanks to the city’s resourceful and enterprising merchants. In the Edo period of the 19th century, Osaka drastically developed as the gourmet city, “Kitchen of the Nation”. Besides these, Osaka features the beautiful Osaka Castle, many traditional Buddhist temples, convenient access to Kyoto, Nara, and Kobe, and of course, friendly people with the best sense of humor in Japan.

Last year, ICEP2012 was jointly held with IMAPS All Asia Conference (IAAC) for the first time, and had many discussions for three and half days, including the Global Business Council, and IAAC special session. This year, ICEP2013 will return to the usual program schedule as three days with keynote speeches, technical sessions and reception. It is great pleasures for us, the conference committee, to invite three keynote speakers, Dr. Subramanian S. Iyer, IBM, Dr. Takeshi Uenoyama, Panasonic, and Dr. Urmi Ray, Qualcomm. Each technology session may also invite a special speaker, and more than 180 papers and over 20 posters will be presented. Major topics are: Advanced Packaging, Substrate & Interposer, 2.5D and 3DIC Packaging, Design/Modeling/Reliability, Thermal Management, Materials and Process, Printed Electronics, N-MEMS, Optoelectronics, Power Devices,

RF, and Biomimetic. In addition, ASET session, Taiwan session, and Korean session will specially be held for intensive discussions. Also, Medical Device session will be organized for the first time with panel discussion.

We also plan to have welcome events to enjoy Osaka’s friendly atmosphere and hospitality. We believe ICEP2013 will provide excellent opportunities for fruitful discussions on advanced technologies, and for developing global networks.

Finally, it is truly a great pleasure for me to serve as the general chairperson of ICEP2013, and I would like to express my special thanks to all the ICEP2013 Organizing Committee members for their enthusiastic work and collaboration, to Japan Institute of Electronics Packaging(JIEP) staff members for their continuous supports, and to many international friends for supporting special sessions, in order to make this conference successful.

I sincerely look forward to seeing you in April, and wish you all a pleasant stay in Osaka.

Shintaro Yamamichi
General Chairperson ICEP 2013

Sponsored by:
The Japan Institute of Electronics Packaging (JIEP)
IEEE CPMT Society Japan Chapter
IMAPS

Contact:
Secretariat of ICEP 2013
JIEP (The Japan Institute of Electronics Packaging),
3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan
<http://www.jiep.or.jp/icep/>



	Room A (1003)	Room B (1002)	Room C (1001)	Room D (1004-5)
9:40	WA1: 3DIC Packaging-1 WA1-1 Identification of Through Silicon Via (TSV) Failure Point using Time Domain Reflectometry (TDR) Method Keiji Matsumoto ¹ , Hiroaki Otsuka ² , Osamu Horiuchi ³ , Young Gun Han ³ , Woon Choi ² , Hajime Tomokage ^{2,3} , ¹ Kiakyushu National College of Technology, ² Fukuoka University, ³ Center of System Integration Platform Organization Standards / Japan WA1-2 Advanced TSV Inspection for 3D Integration Takashi Tsuto ¹ , Yoshihiko Fujimori ¹ , Hiroyuki Tsukamoto ¹ , Kyoichi Suwa ¹ , Kazuya Okamoto ² , ¹ Nikon, ² Osaka University / Japan WA1-3 Electrical Test Method of Open Defects at Bi-directional Interconnects in 3D ICs Masaki Hashizume ¹ , Shyue-Kung Lu ^{1,2} , Hiroyuki Yotsuyanagi ¹ , ¹ The University of Tokushima / Japan, ² National Taiwan University of Science and Technology / Taiwan	WB1: Interconnection-1 WB1-1 <Session Invited> (50min.) INEMI 2013 Technology Roadmap: Key Issues, Paradigm Shifts and Emerging Technology Trends Bill Bader, International Electronics Manufacturing Initiative (INEMI) / USA WB1-2 Development of Advanced Interconnection Technology for High Density Mounting Using Solder Sheet with Flux Adhesive Film Kei Kawasaki, Sumitomo Bakelite / Japan	WC1: N-MEMS-1 WC1-1 <Session Invited> VUV-Assisted Hybrid Bonding of Organic/Inorganic Substrates at Atmospheric Pressure Akitsu Shigetou ¹ , Mano Ajayan ¹ , Jun Mizuno ² , ¹ National Institute for Materials Science (NIMS), ² Waseda University / Japan WC1-2 A Study of the Effect of Indium Filler Metal on the Bonding Strength of Copper and Tin Seng Keat Ting, Shinji Koyama, Yukinari Aoki, Naoki Hagiwara, Ikuo Shohji, Gunma University / Japan WC1-3 Surface Activated Bonding of Laser Diode Chips Using N ₂ Atmospheric-Pressure Plasma Michitaka Yamamoto ¹ , Eiji Higurashi ¹ , Tadamoto Suga ¹ , Renshi Sawada ² , ¹ The University of Tokyo, ² Kyushu University / Japan	WD1: Thermal Management-1 WD1-1 New Method for Evaluating Heat Transfer Material Yasuhiro Saito, Yuki Tsuji, Hiroyuki Emoto, Takanori Komuro, Kanagawa Institute of Technology / Japan WD1-2 Establishment of Design Methods for High Thermal Conductive UF for FCPKG Toshiaki Enomoto, NAMICS / Japan WD1-3 A Possible Method to Assess the Accuracy of a TIM Testing Solution Andras Vass-Varnai, Zoltan Sarkany, Csaba Barna, Sandor Laky, Marta Rencz, Mentor Graphics / Hungary
10:55	Break			
11:05	WA2: 3DIC Packaging-2 WA2-1 <Session Invited> Advanced TSV Fabrication Processes for Future Packaging Koukou Sun, Yasuhiro Morikawa, Takahide Murayama, Toshiyuki Sakuishi, Toshiyuki Nakamura, Yuu Nakamura, ULVAC / Japan WA2-2 Nonlinear FEA for a 3D SIC Package Improved by the Digital Image Correlation with SEM Toru Ikeda ¹ , Masatoshi Oka ² , Noriyuki Miyazaki ² , Keiji Matsumoto ³ , Sayuri Kohara ³ , Yasumitsu Orii ³ , Fumiaki Yamada ³ , Morihiro Kada ³ , ¹ Kagoshima University, ² Kyoto University, ³ ASET / Japan WA2-3 Finite Element Analysis for 3D IC Packaging Structural Design During Thermal Cycling You-Cheng Luo, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan	WB2: Interconnection-2 WB2-1 Flip-chip Bonding with Variable Direction of Ultrasonic Vibration on a Pad Mutsumi Masumoto ¹ , Yoshiyuki Arai ^{1,2} , Hajime Tomokage ¹ , ¹ Fukuoka University, ² Toray Engineering / Japan WB2-2 Power Cycling Simulation of Flip Chip BGA Package during Stress Relaxation Yu-Sheng Lai, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan WB2-3 Microstructural Design in Ultrafine Interconnects under Current Stressing Hua Xiong ¹ , Zhiheng Huang ¹ , Paul Conway ² , Yong Zhang ¹ , Qingfeng Zeng ³ , ¹ Sun Yat-sen University / China, ² Loughborough University / UK, ³ Northwestern Polytechnical University / China	WC2: Materials and Processes-1 WC2-1 <Session Invited> Chip Thinning Technologies for Chip Stacking Packages Shinya Takyu, Tetsuya Kurosawa, Toshiba / Japan WC2-2 Development of the Au(Ag) Les Process Method in Solder Mounting of Si Device Yuu Nakamura, ULVAC / Japan WC2-3 Polymer/Glass and Polymer/Polymer Bonding at Room Temperature using a Modified Surface Activated Bonding Method Takashi Matsumae ¹ , Akitsu Shigetou ² , Masahisa Fujino ¹ , Yoshie Matsumoto ³ , Tadamoto Suga ¹ , ¹ The University of Tokyo, ² NIMS, ³ LANTECHNICAL SERVICE / Japan	WD2: Thermal Management-2 WD2-1 Analysis of Heat Generation from Power Si MOSFET Risako Kibushi, Tomoyuki Hatakeyama, Masaru Ishizuka, Toyama Prefectural University / Japan WD2-2 Transient Heat Transfer of The Microprocessor System - Investigation regarding Natural Convection with Slate Style Chassis Koji Nishi ¹ , Tomoyuki Hatakeyama ² , Masaru Ishizuka ¹ , ¹ AMD Japan, ² Toyama Prefectural University / Japan WD2-3 Experimental Evaluation of the Cooling Performance of Compact Heat Sink for LSI Packages Masaru Ishizuka, Tomoyuki Hatakeyama, Risako Kibushi, Toyama Prefectural University / Japan
12:20	Lunch			
13:10	Award Ceremony			
13:35	Poster Session / Break			
14:00	Keynote Speeches (Room A) Keynote Speech 1 From Deep Trends to Skyscrapers – Orthogonal Scaling Subramanian S. Iyer, International Business Machines			
15:00	Keynote Speech 2 R&D Strategy to Become No.1 Green Innovation Company. Takeshi Uenoyama, Panasonic			
16:00	Keynote Speech 3 Architecture Trends in Mobile Industry and Impact on Packaging and Integration Urmi Ray, Qualcomm			
17:00	Welcome Reception			

*The content of the program may be subject to change without any prior notice. Please check the ICEP web site for an updated version.

Osaka International Convention Center Traffic Access




Table with columns: Room A (1003), Room B (1002), Room C (1001), Room D (1004), Room E (1005). Rows contain session titles and abstracts for various topics like 3D Packaging, Biomimetics, Materials and Processes, RF, and DMR-Mechanical. Includes a central 'Break' and 'Lunch' section.

■ Keynote Speeches



From Deep Trenches to Skyscrapers – Orthogonal Scaling

Subramanian S. Iyer, PhD
IBM Fellow
International Business Machines Corp.

The absence of cost effective lithography and patterning schemes is predicted to make the historical expectations of the cost –performance benefits of scaling (popularly known as Moore’s Law) difficult to sustain. In this talk we introduce the concept of orthogonal scaling. Orthogonal scaling refers to features that can be added to the technology which significantly enhance the technology and which are sustainable over several generations of technology. We will examine three such orthogonal features that have either been implemented or being actively worked on. The first is embedded memory, where the integration of logic based embedded DRAMs can effectively yield up to a generational jump in effective density. The second case we consider is the use of deep trench decoupling that can reduce mid-frequency power supply noise in processor and general purpose ASICs effectively adding up to 10% in chip performance above the scaling entitlement and finally, three dimensional integration which depending on its implementation can address die size, performance, process simplicity and cost beyond the expectation of semiconductor scaling. We summarize this talk with where the fundamental limits are and what our long-term options are for the evolution of a systems’ based scaling methodology.

■ Biography

Subramanian S. Iyer is an IBM Fellow at the Systems & Technology Group, and is responsible for technology strategy and competitiveness, embedded memory and Three-Dimensional Integration. He obtained his B.Tech in Electrical Engineering at the Indian Institute of Technology, Bombay, and his M.S. and Ph.D. in Electrical Engineering at the University of California at Los Angeles. He joined the IBM T. J. Watson Research Center in 1981 and was manager of the Exploratory Structures and Devices Group till 1994, when he co-founded SiBond LLC to develop and manufacture Silicon-on-insulator materials. He has been with the IBM Microelectronics Division since 1997. Dr. Iyer has received two Corporate awards and four Outstanding Technical Achievement awards at IBM for the development of the Titanium Salicide process, the fabrication of the first SiGe Heterojunction Bipolar Transistor, the development of embedded DRAM technology and the development of eFUSE technology. His current technical interests and work lie in the area of 3-dimensional integration for memory sub-systems and the semiconductor roadmap. He is a Master Inventor. He received the Distinguished Alumnus award from the Indian Institute of Technology, Bombay in 2004. Dr. Iyer has authored over 175 articles in technical journals and several book chapters and co-edited a book on bonded SOI. He has served as an Adjunct Professor of Electrical Engineering at Columbia University, NY. He was honored as the Asian Engineer of the Year in 2011. He is the recipient of the 2012 IEEE Daniel Nobel award for emerging technologies. In his spare time, he studies Sanskrit and role of Indic languages, traditions and culture in different parts of the world.



R&D Strategy to Become No.1 Green Innovation Company

Takeshi Uenoyama, PhD
Executive Officer
Panasonic Corp.

Looking towards 2018, the 100th anniversary of our founding, Panasonic is working under a grand vision of becoming No.1 Green Innovation Company with the concept of “Eco & Smart” solutions; aiming to integrate our business growth into environmental contribution. We are considering 4 categories to serve our customer needs: "residential space," "non-residential space," including offices, factories, and stores/facilities, "mobility space," including cars and airplanes, and "personal space." In order to achieve our goal, we established 4 companies deeply linked to 4 categories above on April 1st 2013: “Appliances Company”, “Eco Solutions Company”, “AVC Networks Company” and “Automotive & Industrial Company”. Today I would like to describe briefly about our new mid-term business plan and our R&D strategy. I would like to explain our Cloud/ Energy/ Device solutions, the 3 important fields we consider in our R&D.

■ Biography

Takeshi Uenoyama was born in Wakayama, Japan in 1956. He received the MS degree from Osaka University in 1981, the PhD from University of California, San Diego in 1990, respectively. He joined Matsushita Electric in 1981 and started his careers in the fields of semiconductors, display devices and environmental technologies. Subsequently he has held several management positions: as from 2004: director of Advanced Technology Research Laboratories, Nanotechnology Research Laboratory, and Image Devices Development Center; as from 2006: executive senior councilor of Corporate R&D Center. In April 2008, he promoted to Executive Officer of Panasonic Corporation.

Since March 2012, he has assumed the position of vice president of The Electrochemical Society of Japan.



Architecture Trends in Mobile Industry and Impact on Packaging and Integration

Urmi Ray, PhD
Program Manager
Qualcomm Inc.

The last decade has seen an exponential growth in the mobile phone and computing industry. The emergence of smartphones and the ever growing demand of packing more and more features and functionality by the consumers has rapidly driven innovations in advanced packaging and integration. Smart integration at reasonable cost is a key to driving advanced functionality to mass market quickly.

This talk will provide an overview of the latest trends in the mobile and wireless industries, with examples of architectural platforms, several disruptive technology platforms as well as evolutionary trends towards integration and miniaturization. Key focus of this presentation will be on emerging technologies, such as 2.5D TSV interposers and 3D IC integration. The applications of 3D IC integration include CMOS image sensor, MEMS, LED, memory + logic, logic + logic, memory + microprocessor. For 2.5D, active and passive interposers using Si and glass will be covered.

Technology development challenges include tools, materials, infrastructure, reliability and many more. Several key challenges must be overcome before these integrations can be realized. In addition to lowering cost, increasingly complex tradeoffs, such as architectural partitioning, cost-performance-thermal, Chip-Package Interaction (CPI) must be managed. Electrical noise coupling, thermal interaction, and mechanical stress effects require multiphysics simulation and an infrastructure to support design for X across multiple domains. Tools, models, methodologies, materials, structural constructs, and experimental results are needed to ensure quality, yield and reliability.

Current R&D and industry status will be presented, including technical, cost, business, standards and other factors important for rapid technology adoption.

■ Biography

Urmi Ray is currently the technical program manager for Qualcomm's Through Silicon Stacking (TSS) program and is also leading a program on low cost interposer technology. She joined Qualcomm in 2006, after spending 10+ years at Lucent Technologies Bell Laboratories in NJ working on advanced materials and reliability for a diverse set of product portfolios, including consumer products to high reliability telecommunications projects. She is currently active in the 3D technology area. She has a PhD from Columbia University (New York City).

Poster Session

P01	Through Silicon Vias Design Using the Scattering Matrix You-Yi Chen, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan	P11	Development of Space Free LED Module for the Improvement of Brightness and the Light Uniformity of Light Guide Element Ming-Ta Tsai ^{1,2} , Syue-Fong Hu ¹ , Chien-Lin Chang Chien ¹ , Chung-Min Chang ¹ , Chih-Peng Hsu ¹ , Wei-I Lee ² , ¹ Advanced Optoelectronic Technology, ² National Chiao Tung University / Taiwan
P02	Thermo-Mechanical Stress of Underfilled 3D IC Packaging Ming-Han Wang, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan	P12	A CMOS Inverter Detector for Package High-Speed Characteristics Testing Yuan-Ming Wu, Ping-Lin Chang, Jain-Kai Fang, Sung-Mao Wu, National University of Kaohsiung / Taiwan
P03	Study of Microstructure Evolution in Nanoscale-Thickness Cu/Sn/Cu and Cu-Sn/Zn-Cu Sandwich Structure for 3D Packaging Qingqian Li, Y. C. Chan, City University of Hong Kong, / Hong Kong	P13	Simplified VRM Modeling Proposal for Signal and Power Integrity Analysis Mitsuharu Umekawa, Agilent Technologies Japan / Japan
P04	Cu/Ni/SnAg Microbump Bonding Processes for 30µm Pitch Thin-Chip-on-Chip Package Using a Wafer-Level Underfill Film Chang-Chun Lee, Tzai-Liang Tzeng, Chung Yuan Christian University / Taiwan	P14	A Fault Detection Methodology for a Multipoint-Differential Cabling System Takashi Kuwahara ¹ , Tsuyoshi Kobayashi ¹ , Hiroyuki Joba ¹ , Yoshihiro Akeboshi ¹ , Seiichi Saito ² , ¹ Mitsubishi Electric, ² Salesian Polytechnic / Japan
P05	Using Electromagnetic Band-gap Structure to Eliminate Frequency Multiplication Noise and Implement 3D Band-pass Filter on Testing Load Board Yu-Chi Kuo, Sung-Mao Wu, National University of Kaohsiung / Taiwan	P15	Using for Three-dimensional Broadband Double-side Direct Thru Kit with Non-exchange Layer Design and Analysis Wen-Yi Ruan, Ting-Han Chien, Lung-Shu Huang, Sung-Mao Wu, National University of Kaohsiung / Taiwan
P06	Halogen-Free Substrate Materials with High Thermal-Resistant and High Thermal Conductivity Kuo-Chan Chiou, Feng-Po Tseng, Lu-Shih Liao, Kuei-yi Chuang, ITRI / Taiwan	P16	A Proposal of New Electrode Structure for Intra-Body Communication Takaaki Fujisawa ¹ , Fukuro Koshiji ^{1,2} , Kohji Koshiji ² , ¹ Kokushikan University, ² Tokyo University of Science / Japan
P07	Analysis of the Temperature Effect on the Liquid Bridge Behavior between Fixed Plates for the Heat Switch System Su-Heon Jeong ¹ , Wataru Nakayama ² , Sung-Ki Nam ¹ , Sun-Kyu Lee ¹ , ¹ Gwangju Institute of Science and Technology, ² ThermTech International / Korea	P17	Fabrication of PTFE Micro Fluidic Chip for Amino Acid Derivatization Process Hideki Kido ¹ , Ikuo Okada ² , Yuichi Utsumi ¹ , Hajime Mita ³ , ¹ University of Hyogo, ² Nagoya University, ³ Fukuoka Institute of Technology / Japan
P08	Surface Modification of Polyimide Films by the Remote Plasma for Enhance the Adhesion Strength with Epoxy Molding Compounds Chih-Feng Wang ¹ , Jian-Yi Wu ¹ , Yi-Shao Lai ² , Ping-Feng Yang ² , ¹ I-Shou University, ² ASE / Taiwan	P18	Microfluidic Devices with SERS Active Three-dimensional Gold Nanostructure Ryo Takahashi, T.Fukuoka, Y.Utsumi, University of Hyogo / Japan
P09	Developing a Lignin-based Resin for FCCL Wei-Ta Yang, Li-Ming Chang, ITRI / Taiwan	P19	Three-dimensional Silver Nanostructure for Surface Enhanced Raman Scattering Ryohei Hara, R.Takahashi, T.Fukuoka, Y.Utsumi, University of Hyogo / Japan
P10	The Study of Angular Color Uniformity in Various Package Structure and Lens Geometry of White LED Package Syue-Fong Hu, Chien-Lin Chang Chien, Chang-Wen Sun, Chung-Min Chang, Chih-Peng Hsu, Advanced Optoelectronic Technology / Taiwan	P20	Proposal of a Novel Internally-Triggered Automatic Flow Sequencing on Centrifugal Microfluidics Masaki Ishizawa ¹ , H. Nose ¹ , Y. Ukita ² , and Y. Utsumi ¹ , ¹ University of Hyogo, ² Japan Advanced Institute of Science and Technology / Japan

Registration

The online registration system on the ICEP web site (<http://www.jiep.or.jp/icep/>) will be available through March 31. Please come to the on-site registration desk after April 1.

Registration Fees

Member of JIEP / IEEE / IMAPS (Including Company Member of JIEP)	¥40,000	[¥47,000]	Including Reception and Proceedings
Member of Partner Organization	¥40,000	[¥47,000]	Including Reception and Proceedings
Non-Member	¥50,000	[¥57,000]	Including Reception and Proceedings
Student	¥7,000	[¥7,000]	Including Proceedings
Speaker	¥40,000		Including Reception and Proceedings
Student speaker	¥7,000		Including Proceedings
Welcome Reception Only	¥10,000		[] At door

Committee

General Chair

Shintaro Yamamichi (Renesas Electronics)

General Vice Chair

Hitoshi Sakamoto (NEC)
Yasuhiro Ando (Fujikura)
Yoshio Nogami (Toray Engineering)

Advisory

Atsushi Okuno (Sanyu Rec)
Fumio Miyashiro (Yokohama Jisso Consortium)
Hajime Tomokage (Fukuoka University)
Haruo Tabata (Osaka University)
Hideyuki Nishida (NEP Tech. S&S)
Hironori Asai (Toshiba)
Itsuo Watanabe (Hitachi Chemical)
Kanji Otsuka (Meisei University)
Katsuaki Suganuma (Osaka University)
Keisuke Uenishi (Osaka University)
Kenzo Hatada (Atomix Laboratory)
Kishio Yokouchi (Fujitsu Interconnect Technologies)
Kouzo Fujimoto (Osaka University)
Osamu Shimada (Dai Nippon Printing)
Ryohei Sato (Osaka University)
Shinichi Wakabayashi (Nagano Techno Foundation)
Tadatomo Suga (The University of Tokyo)
Takasi Nukii (Sharp)
Yoshitaka Fukuoka (WEISTI)
Yutaka Tsukada (Ritsumeikan University)
Yuzo Shimada (Namics)

Finance Chair

Katsuko Hirata (Kasumi Technology)

Public Relations Chair

Kaoru Hashimoto (Meisei University)

Public Relations Vice Chair

Satoshi Yanaura (Mitsubishi Electric)

Operation Committee Chair

Yoshio Nogami (Toray Engineering)

Operation Committee Vice Chair

Miki Mori (Toshiba)

Operation Committee Members

Akihiro Horibe (IBM Japan)
Akira Yamauchi (Bondtech)
Atsunori Hattori (Noda Screen)
Hajime Hirata (Toray Engineering)
Katsumi Miyama (Hokkaido Institute of Technology)
Koichiro Nagai (Sanyu Rec)
Masahiro Kubo (NEC)
Masato Nakamura (Hitachi)
Mitsuya Ishida (Kyocera SLC Technologies)
Mitsuyo Miyauchi (Alpha Design)
Takahiro Sogo (Toshiba)
Tatsuo Ogawa (Panasonic)
Toyohiro Aoki (IBM Japan)
Yoshio Tezuka (Nagano Prefectural Institute of Technology)
Yuichi Sano (KOA)
Yusuke Yasuda (Hitachi)
Yutaka Mizutani (Fuji Machine MFG.)

Social Committee Chair

Yoshikazu Hirayama (Toray Engineering)

Technical Program Committee Chair

Hitoshi Sakamoto (NEC)

Technical Program Committee Vice Chair

Hiroshi Yamada (Toshiba)
Masahiro Inoue (Gunma University)
Shoji Uegaki (ASE Group)
Yasumitsu Orii (IBM Japan)

Technical Program Committee Members

Akira Yamauchi (Gunma National College of Technology)
Dongdong Wang (Ibiden USA)

Eiji Higurashi (The University of Tokyo)
Fumio Uchikoba (Nihon University)
Hideo Ohkuma (HTO)
Hiroshi Hozoji (Hitachi)
Hiroshi Ozaki (Sony)
Itsuro Shishido (Kyocera SLC Technologies)
Jun Mizuno (Waseda University)
Kazuaki Yazawa (Purdue University)
Kazuhiko Kurata (NEC)
Kazushige Toriyama (IBM Japan)
Kazuya Okamoto (Osaka University)
Kimihiko Yamanaka (Chukyo University)
Kinya Ichikawa (Intel)
Kiyokazu Yasuda (Osaka University)
Masaaki Oda (ULVAC)
Masahiro Aoyagi (National Institute of Advanced Industrial Science and Technology)
Masato Sumikawa (Sharp)
Masazumi Amagai (Texas Instruments Japan)
Mattar R. Howlader (McMaster University)
Nobuaki Hashimoto (Seiko Epson)
Noriyuki Fujimori (Olympus)
Osamu Suzuki (Namics)
Shigeru Hiura (Toshiba)
Shinichi Nishi (Konica Minolta IJ Technologies)
Shinya Yoshida (Tokyo Institute Polytechnic University)
Shuji Sagara (Dai Nippon Printing)
Tetsuya Ohnishi (Grand Joint Technology)
Tomoyuki Abe (Fujitsu Laboratories)
Tomoyuki Hatakeyama (Toyama Prefectural University)
Toshio Sudo (Shibaura Institute of Technology)
Tsuyoshi Shiota (Mitsui Chemicals)
Yasuharu Karashima (Panasonic)
Yu Kondo (Olympus)

Partner Organizations: Japan Electronics and Information Technology Industries Association / Japan Electronics Packaging and Circuits Association / Japan Welding Society (to be confirmed) / Optoelectronics Industry and Technology Development Association / The Ceramic Society of Japan / The Electrochemical Society of Japan / The Institute of Electrical Engineers of Japan / The Institute of Electronics, Information and Communication Engineers / The Institute of Image Information and Television Engineers / The Japan Society for Precision Engineering / The Japan Society of Applied Physics / The Japan Society of Mechanical Engineers / Japan Robot Association / The Society of Chemical Engineers, Japan / The Society of Polymer Science, Japan / The Surface Finishing Society of Japan