# **Advance Program**



# **ICEP2013** International Conference on Electronics Packaging

April 10-12, 2013 Osaka International Convention Center Osaka, Japan

Sponsored by JIEP, IEEE CPMT Society Japan Chapter and IMAPS

(c) Osaka Convention & Tourism Burea



With great honor and pleasure, we, the conference committee, welcome you to the 13th **International Symposium on Electronics Packaging (ICEP2013)** held in Osaka. ICEP is the premier international conference covering wide ranges of "Jisso", such as advanced semiconductor/electronics packaging, new materials, fabrication process, modeling/simulation, and applications. Both academic and industry professionals come together annually from all over

the world. Since 1980, started as IMC, the impact of this conference has significantly grown up on electronics packaging field.

Following the successful meetings in Sapporo(2010), Nara(2011), and Tokyo(2012), the ICEP is proudly held in Osaka for the first time of its history from April 10 to 12, 2013, the best season of cherry blossoms. Osaka is not just only the second largest city in Japan, but also has successful history as the center for international trade and cultural interactions. In the 7th century, the oldest palace, Naniwa-no-miya" was built. During the 17th century, Osaka became the center for trade, thanks to the city's resourceful and enterprising merchants. In the Edo period of the 19th century, Osaka drastically developed as the gourmet city, "Kitchen of the Nation". Besides these, Osaka features the beautiful Osaka Castle, many traditional Buddhist temples, convenient access to Kyoto, Nara, and Kobe, and of course, friendly people with the best sense of humor in Japan.

Last year, ICEP2012 was jointly held with IMAPS All Asia Conference (IAAC) for the first time, and had many discussions for three and half days, including the Global Business Council, and IAAC special session. This year, ICEP2013 will return to the usual program schedule as three days with keynote speeches, technical sessions and reception. It is great pleasures for us, the conference committee, to invite three keynote speakers, Dr. Subramanian S. Iver, IBM, Dr. Takeshi Uenovama, Panasonic, and Dr. Urmi Ray, Qualcomm. Each technology session may also invite a special speaker, and more than 180 papers and over 20 posters will be presented. Major topics are: Advanced Packaging, & 2.5D Substrate Interposer, and 3DIC Packaging, Design/Modeling/Reliability, Thermal Management, Materials and Process, Printed Electronics, N-MEMS, Optoelectronics, Power Devices, RF, and Biomimetic. In addition, ASET session, Taiwan session, and Korean session will specially be held for intensive discussions. Also, Medical Device session will be organized for the first time with panel discussion.

We also plan to have welcome events to enjoy Osaka's friendly atmosphere and hospitality. We believe ICEP2013 will provide excellent opportunities for fruitful discussions on advanced technologies, and for developing global networks.

Finally, it is truly a great pleasure for me to serve as the general chairperson of ICEP2013, and I would like to express my special thanks to all the ICEP2013 Organizing Committee members for their enthusiastic work and collaboration, to Japan Institute of Electronics Packaging(JIEP) staff members for their continuous supports, and to many international friends for supporting special sessions, in order to make this conference successful.

I sincerely look forward to seeing you in April, and wish you all a pleasant stay in Osaka.

main

Shintaro Yamamichi General Chairperson ICEP 2013

DODUN

NNNVVVV

Sponsored by: The Japan Institute of Electronics Packaging (JIEP) IEEE CPMT Society Japan Chapter IMAPS

Contact:

Secretariat of ICEP 2013 JIEP (The Japan Institute of Electronics Packaging), 3-12-2 Nishiogi-kita, Suginami-ku Tokyo 167-0042, Japan http://www.jiep.or.jp/icep/







# April 10

	Room A (1003)	Room B (1002)	Room C (1001)	Room D (1004-5)	
9:40	WA1: 3DIC Packaging-1 WA1-1 Identification of Through Silicon Via (TSV) Failure Point using Time Domain Reflectometry (TDR) Method Keiji Matsumoto <sup>1</sup> , Hiroaki Otsuka <sup>2</sup> , Osamu Horiuchi <sup>3</sup> , Young Gun Han <sup>3</sup> , Woon Choi <sup>2</sup> , Hajime Tomokage <sup>2,3</sup> , Kitakyushu National College of Technology, <sup>2</sup> Fukuoka University, <sup>3</sup> Center of System Integration Platform Organization Standards / Japan WA1-2 Advanced TSV Inspection for 3D Integration Takashi Tsuto <sup>1</sup> , Yoshihiko Fujimori <sup>1</sup> , Hiroyuki Tsukamoto <sup>1</sup> , Kyoichi Suwa <sup>1</sup> , Kazuya Okamoto <sup>2</sup> , <sup>1</sup> Nikon, <sup>3</sup> Osaka University / Japan WA1-3 Electrical Test Method of Open Defects at Bi-directional Interconnects in 3D ICS Masaki Hashizume <sup>1</sup> , Shyue-Kung Lu <sup>1,2</sup> , Hiroyuki Yotsuyanagi <sup>1</sup> , <sup>1</sup> The University of Tokushima / Japan, <sup>2</sup> National Taiwan University of Science and Technology / Taiwan	WB1: Interconnection-1 WB1-1 <session invited=""> (50min.) INEMI 2013 Technology Roadmap: Key Issues, Paradigm Shifts and Emerging Technology Trends Bill Bader, International Electronics Manufacturing Initiative (INEMI) / USA WB1-2 Development of Advanced Interconnection Technology for High Density Mounting Using Solder Sheet with Flux Adhesive Film Kei Kawasaki, Sumitomo Bakelite / Japan</session>	WC1: N-MEMS-1 WC1-1 <session invite=""> VUV-Assisted Hybrid Bonding of Organic/Inorganic Substrates at Atmospheric Pressure Akitsu Shigetou<sup>1</sup>, Mano Ajayan<sup>1</sup>, Jun Mizuno<sup>2</sup>, <sup>1</sup>National Institute for Materials Science (NIMS), <sup>2</sup>Waseda University / Japan WC1-2 A Study of the Effect of Indium Filler Metal on the Bonding Strength of Copper and Tin Seng Keat Ting, Shinji Koyama, Yukinari Aoki, Naoki Hagiwara, Ikuo Shohji, Gumau University / Japan WC1-3 Surface Activated Bonding of Laser Diode Chips Using № Atmospheric-Pressure Plasma Michitaka Yamamoto<sup>1</sup>, Eiji Higurashi<sup>1</sup>, Tadatomo Suga<sup>1</sup>, Renshi Sawada<sup>2</sup>, <sup>1</sup>The University of Tokyo, <sup>2</sup>Kyushu University / Japan</session>	WD1: Thermal Management-1 WD1-1 New Method for Evaluating Heat Transfer Material Yasuhiro Saito, Yuki Tsuji, Hiroyuki Emoto, Takanori Komuro, Kanagawa Institute of Technology / Japan WD1-2 Establishment of Design Methods for High Thermal Conductive UF for FCPKG Toshiaki Enomoto, NAMICS / Japan WD1-3 A Possible Method to Assess the Accuracy of a TIM festing Solution Andras Vass-Varnai, Zoltan Sarkany, Csaba Barna, Sandor Laky, Marta Rencz, Mentor Graphics / Hungary	
			eak		
11:05	<ul> <li>WA2: 3DIC Packaging-2</li> <li>WA2: 1 &lt; Session Invited&gt;</li> <li>Advanced TS W Fabrication Processes for Future Packaging</li> <li>Koukou Suu, Yasuhiro Morikawa, Takahide Murayama, Toshiyuki Sakuushi, Toshiyuki Nakamura, Yuu Nakamuta, ULVAC / Japan</li> <li>WA2-2</li> <li>Nonlinear FEA for a 3D SIC Package Improved by the Digital Image Correlation with SEM</li> <li>Toru Ikedal, Masatoshi Oka<sup>2</sup>, Noriyuki Miyazaki<sup>2</sup>, Keiji Matsumoto<sup>3</sup>, Sayuri Kohara<sup>3</sup>, Yasumitsu Orii<sup>3</sup>, Fumiaki Yamada<sup>3</sup>, Morihiro Kada<sup>3</sup>, <sup>1</sup>Kagoshima University, <sup>2</sup>Kyoto University, <sup>3</sup>ASET / Japan</li> <li>WA2-3</li> <li>Finite Element Analysis for 3D IC Packaging Structural Design During Thermal Cycling</li> <li>You-Cheng Luo, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan</li> </ul>	<ul> <li>WB2: Interconnection-2</li> <li>WB2-1</li> <li>Filip-Chip Bonding with Variable Direction of Ultrasonic Vibration on a Pad Mutsumi Masumoti, Yoshiyuki Arail.2, Hajime Tomokagel, 'IFukuoka University, 2Toray Engineering / Japan</li> <li>WB2-2</li> <li>Power Cycling Simulation of Flip Chip BGA Package during Stress Relaxation Yu-Sheng Lai, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan</li> <li>WB2-3</li> <li>Microstructural Design in Ultrafine Interconnects under Current Stressing Hua Xiong', Zhineg Huang', Paul Conway2, Yong Zhang I, Qingfeng Zeng3, 'Sun Yat-sen University / China, 2Loughborough University / UK, 3Northwestern Polytechnical University / China</li> </ul>	WC2: Materials and Processes-1 WC2-1 <session invited=""> Chip Thinning Technologies for Chip Stacking Packages Shinya Takyu, Tetsuya Kurosawa, Toshiba / Japan WC2-2 Development of the Au(Ag) Les Process Method in Solder Mounting of Si Device Yuu Nakamuta, ULVAC / Japan WC2-3 Polymer/Glass and Polymer/Polymer Bonding at Room Temperature using a Modified Surface Activated Bonding Method Takashi Matsumae1, Akitsu Shigetou2, Masahisa Fujino1, Yoshici Matsumoto3, Tadatomo Suga1, The University of Tokyo, 2NIMS, 3LANTECHNICAL SERVICE / Japan</session>	WD2: Thermal Management-2 WD2-1 Analysis of Heat Generation from Power Si MOSFET Risako Kibushi, Tomoyuki Hatakeyama, Masaru Ishizuka, Toyama Prefectural University / Japan WD2-2 Transient Heat Transfer of The Microprocessor System - Invenstigation regarding Natural Convection with Slate Style Chassis Koji Nishi <sup>1</sup> , Tomoyuki Hatakeyama <sup>2</sup> , Masaru Ishizuka <sup>1</sup> , IAMD Japan, <sup>2</sup> Toyama Prefectural University / Japan WD2-3 Experimental Evaluation of the Cooling Performance of Compact Heat Sink for LSI Packages Masaru Ishizuka, Tomoyuki Hatakeyama, Risako Kibushi, Toyama Prefectural University / Japan	
		Lui	nch		
13:10 13:35	Award Ceremony				
	Poster Session / Break				
14:00	Keynote Speeches (Room A) Keynote Speech 1 From Deep Trends to Skysorapers – Orthogonal Scaling Subramanian S. Iyer, International Business Machines				
15:00	Keynote Speech 2 R&D Strategy to Become No.1 Green Innovation Company. Takeshi Uenoyama, Panasonic				
16:00 17:00	Keynote Speech 3 Architecture Trends in Mobile Industry and Impact on Packaging and Integration Urmi Ray, Qualcomm				
	Welcome Reception				

\*The content of the program may be subject to change without any prior notice. Please check the ICEP web site for an updated version.

### **Osaka International Convention Center Traffic Access**





# April 11

# ICEP 2013 Advance Program

_								
	Room A (1003)	Room B (1002)	Room C (1001)	Room D (1004)	Room E (1005)			
9:10	TA1: ASET-1 TA1-1 High Precision Bonding for Fine-pitch Interconnection Kuniaki Sueoka, Fumiaki Yamada, Hidekazu	TB1: Printed Electronics-1 TB1-1 <session invited=""> (50min.) Trend and development of Advanced Printed Electronics Technologies for New Flexible Electronics Fields</session>	TC1: Advanced Packaging-1 TC1-1 <session invited=""> Meterials, Structures, and Processes Eliminate Lead in Electronic Manufacturing Charles E. Bauer, Herbert J. Neuhaus, TechLead /</session>	TD1: N-MEMS-2 TD1-1 <session invited=""> iNEMI MEMS Collaborative Projects and Opportunities Bill Bader, International Electronics</session>	TE1: DMR-Electrical-1 TE1-1 Cool System - An Energy-Efficient and Scalable 3D Heterogeneous Multi-Chip System Consists of Cool Interconnect, Cool			
	Kikuchi, Kenichi Takeda, Yasumitsu Orii. Association of Super-Advanced Electronics Technologies (ASET) / Japan TAI-2 3D Package Assembly Development with the	Toshihide Kamata, National Institute of Advanced Industrial Science and Technology(AIST) / Japan TB1-2 <session invited=""> Pattern Formation Technology of NnanoPaste for Printed Electronics</session>	USA TCI-2 Novel GPS SiP Module with Miniaturized Substrate by Using RF Sub-Circuit Embedding Technology	Manufacturing Initiative (iNEMI) / USA TD1-2 Development of Reel to Reel Chip Mounting System for LED Lighting Seiichi Takamatsu!, Takahiro Yamashita2,	Chip, and Cool Software Yukoh Matsumoto, TOPS Systems / Japan TE1-2 Power Supply Noise Minimization by Designing Variable On-die Resistance and			
	Use of the Dicing Tape Having NCF Layer Kosuke Kitaichi <sup>1</sup> , Haruo Shimamoto <sup>1</sup> , FumiakiYamada <sup>2</sup> , Kuniaki Sueoka <sup>2</sup> , <sup>1</sup> ASET, Renesas Electronics, <sup>2</sup> ASET, IBM Japan / Japan TA1-3	Makoto Nakatani, HARIMA CHEMICALS / Japan TB1-3 <session invited=""> Development of Low Temperature Sintered Clustered Nano Silver Pastes for Die Attach</session>	Yasuhiko Katsuhara <sup>1</sup> , Masaya Tanaka <sup>1</sup> , Desmond Wong <sup>2</sup> , <sup>1</sup> Dai Nippon Printing, <sup>2</sup> Telit Wireless Solutions / Japan TCI-3 High Performance 3D Package for Wide IO	Takahiko Imai <sup>2</sup> , Toshihiro Itoh <sup>1</sup> , <sup>1</sup> AIST, <sup>2</sup> BEANS Laboratory / Japan <b>TD1-3</b> A 0.18-µm Standard CMOS Process Utilizing CMOS MEMS Switches in RF Power Amplifier	Capacitance Sho Kiyoshige, Wataru Ichikawa, Ryota Kobayashi, Genki Kubo, Hiroki Otsuka, Toshio Sudo, Shibaura Institute of Technology / Japan TE1-3			
	3D Integration Technology Using Hybrid Wafer Bonding and Its Electrical Characteristics Kazuyuki Hozawa, Kenichi Takeda, Mayu Aoki, Futoshi Furuta, Azusa Yanagisawa, Hidekazu	Application Using Resin Reinforcing Technology Koji Sasaki, NAMICS / Japan	Mémory Ilyas Mohammed, Hiroaki Sato, Yukio Hashimoto, Invensas / USA TCI-4 DIMM-in-a-PACKAGE Memory Module	Exchanges Dual-Band (2.4-GHz / 5.2-GHz) Jung-Tang Huang, Chia-Jung YEH, National Tapei University of Technology / Taiwan TDI-4 SU-8 Microfluidic Chip Integrated with Indium Tin Oxide (ITO) Electrodes for Organic Light Fmitting Device Annifections	A Multi-Stage Broadband Impedance Matching Circuit Built into FC-BGA Substrate Package for Over 12Gbps SerDes Application Shuichi Kariyazaki, Ryuichi Oikawa, Yasuhiko Suzuki, Renesas Electronics / Japan			
	Kikuchi, Toshio Mitsuhashi, Harufumi Kobayashi, ASET / Japan <b>TA1-4</b> RF MEMS Devices and 3D Heterogeneous Integration Fumihiko Nakazawa, Hiroaki Inoue, Takashi		Devices for Ultra-Thin Client Computing Richard D. Crisp, Kevin Chen, Wael Zohni, Invensas / USA	Tin Oxide (ITO) Electrodes for Organic Light Emitting Device Applications Takashi Kasahara <sup>1</sup> , Shigeyuki Matsunami <sup>2</sup> , Tomohiko Edura <sup>2</sup> , Miho Tsuwaki <sup>1</sup> , Juro Oshima <sup>2,3</sup> , Chihaya Adachi <sup>2</sup> , Shuichi Shoji <sup>1</sup> , Jun Mizuno <sup>1</sup> , Waseda University, <sup>2</sup> Kyushu	TEL-4 Electrical Study of Differential Clock in Multi-Chip Packages Die-to-Die Interconnection Min Keen Tang, Wei Jern Tan, Intel / Malaysia			
10:50	Katsuki, Tadashi Nakatani, Takashi Yamagajo, Xiaoyu Mi, ASET, FUJITSU LABORATORIES / Japan		Break	University, <sup>3</sup> Nissan Chemical Industries / Japan				
11:00	TA2: ASET-2 TA2-1	TB2: Printed Electronics-2 TB2-1 <session invited=""></session>	TC2: Advanced Packaging-2 TC2-1	TD2: Optoelectronics-1 TD2-1	TE2: DMR-Electrical-2 TE2-1			
	Cooling Strategy and Structure of 3D Integrated Image Sensor for Auto Mobile Application Fumiaki Yamada <sup>1</sup> , Keiji Matsumoto <sup>1</sup> , Tomoyuki Hatakevama <sup>2</sup> . Masaru Ishizuka <sup>2</sup> , Koii, Kondo <sup>3</sup> .	Transparent Conductive Oxide Patterning on GaN Substrate by Screen Printing with Nanoparticle Pastes Yukiyasu Kashiwagi1, Atsushi Koizumi2, Yasutaka Takemura <sup>3</sup> , Mari Yamamoto <sup>1</sup> , Masashi	Memory On Reversed Package-A Novel Packaging Solution Howe Yin Loo, Intel Microelectronics (M) / Malaysia TC2-2	Simultaneous Optical and Electrical Connection for Optical Interconnect Yoichi Taira, Hidetoshi Numata, IBM Research - Tokyo / Japan TD2-2	Electrical Design Optimization for High-Bandwidth Die-to-Die Interconnection in a MCP Package Jackson Kong, Bok Eng Cheah, Thim Khuen Wong, Intel Microelectronics (M)/Malavsia			
	Kanji Ótsuka <sup>4</sup> , Harufumi Kobayashi <sup>1</sup> , Kuniaki Sueoka <sup>1</sup> , Akihiro Horibe <sup>1</sup> , Sayuri Kohara <sup>1</sup> , Hiroyuki Mori <sup>1</sup> , Yasumitsu Orii <sup>1</sup> , <sup>1</sup> ASET, <sup>2</sup> Toyama Prefectural University, <sup>3</sup> Denso, <sup>4</sup> Meisei University/ Japan	Saitoh <sup>1</sup> , Masanari Takahashi <sup>1</sup> , Toshinobu Ohno <sup>1</sup> , Yasufumi Fujiwara <sup>2</sup> , Koichiro Murahashi <sup>3</sup> , Kuniaki Ohtsuka <sup>3</sup> , Masami Nakamoto <sup>1</sup> , IOsaka Municipal Technical Research Institute, <sup>2</sup> Osaka University, <sup>3</sup> OKUNO CHEMICAL INDUSTRIES	Fabrication and Evaluation of Thin Embedded LSI Chip Package for the Package-on-Package Structure by Using LSI and Package Co-Design Methodology Daisuke Ohshima <sup>1</sup> , Kentaro Mori <sup>1</sup> , Yoshiki	High Bandwidth Density and Low Power Optical MCM Masao Tokunari, Yutaka Tsukada, Kazushige Toriyama, Hirokazu Noma, Shigeru Nakagawa, IBM Research - Tokyo / Japan	TE2-2 Impact of Package Power Referencing to Multi-Gbps Serial I/O Channel Margin Jackson Kong, Jiun Kai Beh, Darren Tan, Intel Microelectronics (M) / Malaysia			
	TA2-2 DRAM & CMOS Device Characteristics Affected by Ultra Thin Wafer Thinning Haruo Shimamoto <sup>1</sup> , Shigeaki Saito <sup>1</sup> , Koske Kitaichi <sup>1</sup> , Shoji Yasunaga <sup>2</sup> , Kang Wook Lee <sup>3</sup> ,	/ Japan TB2-2 < <session invited=""> Latest Printing Materials for Printed Electronics Kaori Eguchi, JNC Petrochemical / Japan</session>	Nakashima <sup>1</sup> , Katsumi Kikuchi <sup>1</sup> , Hideki Sasaki <sup>2</sup> , Shintaro Yamamichi <sup>1</sup> , <sup>1</sup> NEC, <sup>2</sup> NEC Electronics / Japan <b>TC2-3</b> The Predictions of Wire Sag for Optimum the Pureliant of Wire Sag for	TD2.3 Fabrication of Cavity-Resonator-Integrated Guided-Mode Resonance Filter with Channel Waveguide Junichi Inoue <sup>1</sup> , Tomonori Ogura <sup>1</sup> , Koji Hatanaka <sup>1</sup> ,	TE2-3 High Speed DDR3 System Level On-Die Power Grid Design for System-On-Chip (SoC) Power Integrity Heng Chuan Shu, Li Chuang Quek, Intel			
	Tetsu Tanaka <sup>3</sup> , Mitsumasa Koyanagi <sup>3</sup> , <sup>1</sup> ASET, Renesas Electronics, <sup>2</sup> ASET, Rohm, <sup>3</sup> ASET, Tohoku University / Japan TA2.3 Scalable IO Circuits for 3D TSV Stacked Layers	TB2-3 Processing Thick-Film Conductive Inks with Photonic Curing Stan Farnsworth, Kurt Schroder, Dave Pope, Ian Rawson, Andrew Edd, NovaCentrix / USA TB2-4 <-Session Invited>	Semiconductor Packaging of 3-Dimensional and Multi-Chip Modules Huang-Kuang Kung <sup>1</sup> , J.C. Hsiung <sup>1</sup> , J.N. Lee <sup>1</sup> , H.S. Chen <sup>1</sup> , Jan-Yee Kung <sup>2</sup> , <sup>1</sup> Cheng Shiu University, <sup>2</sup> National Kaohsium University of Applied Sciences / Taiwan	Kenji Kintaka <sup>2</sup> , Kenzo Nishio <sup>1</sup> , Yasuhiro Awatsuji <sup>1</sup> , Shogo Ura <sup>1</sup> , <sup>1</sup> Kyoto Institute of Technology, <sup>2</sup> National Institute of Advanced Industrial Science and Technology / Japan <b>TD2-4</b> Development of Subassemblies for Active	Microelectronics Malaysia / Malaysia TE2-4 PDN Impedance Estimation Techniques Based on Transmission Matrix Method for Design Optimization of Wire Bonding BGA Packages			
	Futoshi Furuta, Kenichi Osada, Kenichi Takeda, ASET / Japan TA2-4 Measurement and Simulation of SSO Noise Reduction of 3D-SIP with 4K-IO Widebus	Theoretical Consideration of Micro Droplet Formation in a Piezo Inkjet Shinri Sakai, The University of Tokyo / Japan	TC2-4 Implementation of a Silicon-Based LED Packaging Module with Temperature Sensor Chingfu Tsou, Shengwei Chang, Chenghan Huang, Feng Chia University / Taiwan	Optical Cable using 14Gobs VCSELs Takuya Oda, Takayuki Tanaka, Teijiro Ori, Fujikura / Japan	Masahiro Toyama, Hidenari Nakashima, Kazuyuki Sakata, Mikiko Sode Tanaka, Motoo Suwa, Atsushi Nakamura, Renesas Electronics / Japan			
12:40	Structure Masaomi Sato <sup>1</sup> , Yosuke Tanaka <sup>1</sup> , Hiroki Takatani <sup>1</sup> , Haruya Fujita <sup>1</sup> , Toshio Sudo <sup>1</sup> , Atsushi Sakai <sup>2</sup> , Shiro Uchiyama <sup>2</sup> , Hiroaki Ikeda <sup>2</sup> , <sup>1</sup> Shibaura Institute of Technology, <sup>2</sup> ASET / Japan							
12.20			Lunch		· · · · · · · · · · · · · · · · · · · ·			
13:30	TA3: Taiwan Session-1 TA3-1 Systemic Integration of Interconnections - from OSAT perspective Mike Ma, Siliconware Precision Industries (SPIL) /Taiwan TA3-2	TB3: Printed Electronics-3 TB3-1 -Session Invitcd- CAD to BMP Conversion Software for Inkjet Printing on Flexible Substates Masaaki Odai, Kenya Uwaya <sup>2</sup> , <sup>1</sup> ULVAC, <sup>2</sup> Zuken /Japan TB3-2	TC3: Interconnection-3 TC3-1 Transferring Carbon Nanotube Bumps on Polyimide as Flexible Multilayer Substrate Masahisa Fujino <sup>1</sup> , Hidenori Terasaka <sup>1</sup> , Tadatomo Suga <sup>1</sup> , Ikuo Soga <sup>2</sup> , Daiyu Kondo <sup>2</sup> , Yoshikatsu Ishizuki <sup>2</sup> , Taisuke Iwai <sup>2</sup> , 1 <sup>th</sup> University of	TD3: Optoelectronics-2 TD3-1 Optimum Core Structure and Size of Polymer Optical Waveguide for On-Board and Board-to-board Interconnects Ryota Kinoshita, Keishitro Shitanda, Takaaki Ishigure, Keio University' Japan	TE3: DMR-Mechanical-1 TE3-1 Reliability of Electroless Nickel Immersion Gold Finishes John Roller, Bhanu Sood, Michael Pecht, University of Maryland / USA TE3-2			
	IC Substrate Challenges D.C. Hu, Unimicron / Taiwan <b>TA3-3</b> Advanced IC Substrate and Package Material T.M. Lee, ITRI / Taiwan	Pico-liter Dispenser with Needle and Tube for Repair Systems Yoshiyuki Kato, Ei Ka, Sadayuki Takahashi, Applied Micro Systems / Japan TB3-3 <session invited=""> Development of the Super Precision Gravure</session>	Tokyo, 2Fujitsu, Fujitsu Laboratories / Japan TC3-2 Carbon Nanostructures Interconnects Dedicated to RF Nanopackaging Christophe Brun <sup>1,2</sup> , Chin Chong Yap <sup>1,3</sup> , Dominique Baillargeat <sup>1</sup> , Beng Kang Tay <sup>1,3</sup> ,	Highly Moisture-Resistant Optical Adhesives Seiko Mitachi <sup>1</sup> , Kazushi Kimura <sup>2</sup> , <sup>1</sup> Tokyo University of Technology, <sup>2</sup> The Yokohama Rubber	Japan TE3-3 Study of Surface Treatment on Flip Chip Underfill Adhesion by Using Canti-Lever			
	TA3-4 Advanced 3D SiP/3D Integration W.C. Lo, ITRI / Taiwan	Offset/ Flexo Printing Kotaro Baba, Takafumi kuwano, Micro Engineering/Japan TBJ4-Session Invited> Joint Strength of Cu-to-Cu Joint Using Cu Nanoparticle Paste	IResearch Techno Plaza / Singapore, 2Universite de Limoges / France, <sup>3</sup> Nanyang Technological University / Singapore TC3-3 A new High Temperature Packaging for SiC Power Devices by Using Ni Electroplating	/ Japan TD3-3 Development of a 200 kHz Swept Light Source Using a KTN Deflector and High-Speed Optical Coherence Tomography System Yuichi Okabel-2, Masahiro Uenol, Yuzo Sasaki1,	Beam Test Keishi Okamoto, K. Toriyama, A. Horibe, IBM Japan / Japan TE3-4 Multiscale Multiphysics Electromigration Simulator Based on Ultra-Accelerated			
		Hiroshi Nishikawa, Osaka University / Japan	interconnection Kohei Tatsumi, Noriyuki Katou, Waseda University / Japan TC3-4 Study of Low Temperature Cu Electrodes Bonding Based on Different Formic Acid	Takashi Sakamoto <sup>1</sup> , Sciji Toʻyoda <sup>1</sup> , Junya Kobayashi <sup>1</sup> , Yoshihiko Sugawa <sup>2</sup> , Akihiro Jukuda <sup>2</sup> , Masato Ohmi <sup>2</sup> , <sup>1</sup> NTT, <sup>2</sup> Osaka University / Japan TD3-4 Room-Temperature Direct Bonding of GaAs	Quantum Chemical Molecular Dynamics Method Akira Miyamoto <sup>1</sup> , Ryuji Miura <sup>1</sup> , Ai Suzuki <sup>1</sup> , Nozomu Hatakeyama <sup>1</sup> , Kunio Shiokawa <sup>2</sup> , Mitsuo Yamashita <sup>2</sup> , <sup>1</sup> Tohoku University, <sup>2</sup> Fuji Electric /			
15:10			In-Situ Tratment Processes Wenhua Yang, Masatake Akaike, Masahisa Fujino, Tadatomo Suga, The University of Tokyo / Japan	and SiC Wafers for Improved Heat Dissipation in High-Power Semiconductor Lasers Eiji Higurashi, Kaori Nakasuji, Tadatomo Suga, The University of Tokyo / Japan	Japan			
			Poster Session / Break					
15:40	TA4: Korea Session-1 TA4-1	TB4: Printed Electronics-4 TB4-1	TC4: Interconnection-4 TC4-1	TD4: Optoelectronics-3 TD4-1 <session invited=""></session>	TE4: DMR-Electrical-3 TE4-1			
	Simulation and Measurement of the Warpage for the Package-on-Package with Variations of Epoxy Molding Compounds and Process Variables Dong-Myung Jung <sup>1</sup> , Min-Young Kim <sup>1</sup> , Hyouk	Influence of Semi-Additive Respective Subtractive Process on Etch Factor and Characteristic Impedance of PWB Trace Arash Risseh, Rikard Qvamstrom, Jerker Delsing, Lulea University of Technology / Sweden	iNEMI Cu Wire Bonding Project Update on Technology Investigation Reliability Test with Concerns Masahiro Tsuriya, International Electronics Manufacturing Initiative (iNEMI) / Japan	LED & SSL Packaging Trends View by x-ray Imaging Tetsuya Onishi, Grand Joint Technology / Hong Kong TD4-2	Multi Chip Package Power Integrity Design for High Speed High Power Density SoC Design Li Chuang Quek, Intel / Malaysia TE4-2			
	Lee <sup>2</sup> , Carlos Moraes <sup>3</sup> , Guilherme Vaccaro <sup>3</sup> , Tae-Sung Oh <sup>1</sup> , <sup>1</sup> Hongik University, <sup>2</sup> Hana Micron / Korea, <sup>3</sup> Unismos University / Brazil TA4-2 Design and Fabrication of an Organic High Density Interconnection Substrate with Ultra	TB4-2 Development of Solution Processed Inorganic Flexible Thin-Film Transistor Takashi Matsumoto, Shingo Komatsu, Takashi Ichiryu, Tetsuyoshi Ogura, Koichi Hirano, Takeshi Suzuki, Panasonic / Japan	TC4-2 Cu Wire-Bonding for 28 nm Wafer Technology Andy Tsengl, Shoji Uegaki2, Bryan Lin3, Louie Huang3, <sup>1</sup> ASEUS / USA, <sup>2</sup> ASEJP / Japan, <sup>3</sup> ASEKH / Taiwan TC4-3	LED Wafer Level Packaging with a Waffle Pack Remote Phosphor Layer Huihua LIU, S. W. Ricky LEE, Hong Kong University of Science & Technology / Hong Kong TD4-3 High Bright White LED COB Packaging	Open Defect Detection in Assembled PCBs by Supply Current Testing with Electrodes Embedded inside ICs Akira Ono <sup>1</sup> , Masao Takagi <sup>1</sup> , Hiroyuki Yotsuyanagi <sup>2</sup> , Masaki Hashirume <sup>2</sup> , <sup>1</sup> Kagawa National College of Technology, <sup>2</sup> Tokushima			
	Christian Romero, Dongwhan Lee, Seungwook Park, Mijin Park, Youngdo Kweon, Samsung Electromechanics / Korea TA4-3	TB4.3 Low Temperature Co-Fired High Current Multilayer Ferrite Inductor Mean Jue Tung, W. S. Ko, Y. T. Haung, S. Y. Tong, M. D. Yang, ITRI/Taiwan	A Comparison Study on Interconnection with Using Cooper and Silver Wires in Wedge Bonding for High Temperature Power Devices Zhou Yu, Kohei Tastumi, Waseda University /	Technology and It's Applications Technology and It's Applications Atsushi Okuno, SANYU REC / Japan TD4-4 Shape and Structure of Conductive Polymeric Electrospinning Nanofiber	TE4-3 Fine Pitch Multilayer Board with CPW Structure Including Mesh Plane Ki-Jae Song, Samsung Electronics / Korea			
	Effects of Bath Conditions and Operating Parameters on Electroless Nickel-Iron Alloy Plating for UBM Applications Myung-Won Jung!, Jac-Ho Lee!, Sung K. Kang3, <sup>1</sup> Hongik University / Korea, <sup>2</sup> IBM / USA	(16:55)	Japan TC4-4 VUV/O3 Treatment for Reduction of Au-Au Bonding Temperature Akiko Okada <sup>1</sup> , Masatsugu Nimura <sup>1</sup> , Akitsu	Chih-Hao Hsu, Jheng-Jhih Pan, Cho-Liang Chung, Sheng-Min Hung, Sheng-Li Fu, I-Shou University / Taiwan <b>TD4-5</b> Routine Thermal Erasing Procedure (RTEP)	17E4-4 EMC Mitigation Impacts on USB 3.0 Signaling Florence Phun <sup>1</sup> , Dong-Ho Han <sup>2</sup> , Ho Kah Wai <sup>1</sup> , Jon Schenk <sup>2</sup> , Howard Heck <sup>2</sup> , <sup>1</sup> Intel			
	TA4-4 The Effect of Low Temp Soldering Using Sn-In Solder Addition in Sn-Ag-Cu Solder on the Board Level Package Ji Won Jeong, SK Hynix / Korea		Shigetou <sup>2</sup> , Katsuyuki Sakuma <sup>3</sup> , Jun Mizuno <sup>1</sup> , Shurchi Shoji <sup>1</sup> , <sup>1</sup> Waseda University, <sup>2</sup> NIMS / Japan, <sup>3</sup> IBM / USA TC4-5 An Investigation on Nanoscale Tensile	and Annealing Effect on the Photoelectronic Properties of Semi-conductive Polymers Yu-IsuanLin, Yi-ShiangChen, Cho-Liang Chung, Yi-Jiun Huang, Sheng-Li Fu, I-Shou University / Taiwan	Microelectronics (M) / Malaysia, <sup>2</sup> Intel / U.S.A TE4-5 Electromagnetic Band Gap Structure in 3-D Stacked Printed Circuit Board Tadahiro Sasaki, Hiroshi Yamada, Tooru Kijima,			
	TA4-5 Analysis of Electrical and Mechanical Characteristics of Screen-Printed Cu Circuit with Its Fracture Structure Kwang-Scok Kim <sup>1</sup> , Wataru Takahara <sup>2</sup> , Seung-Boo Jung <sup>1</sup> , Isungkyunkwan University /		Mechanical Properties for Pd-coated Copper Wire Histang-Chen Hsu <sup>1</sup> , Jih-Hsin Chien <sup>1</sup> , Li-Ming Chu <sup>1</sup> , Shin-Pon Ju <sup>2</sup> , Yu-Ting Feng <sup>2</sup> , Shen-Li Fu <sup>1</sup> , <sup>11</sup> -Shou University, <sup>2</sup> National Sun Yat-Sen University' Taiwan		Mitsuru Otani, Kazuhisa Imura, Toshiba / Japan			
17:45	Korea, <sup>2</sup> Osaka University / Japan				*DMR: Design, Modeling and Reliability			

# April 12

	Room A (1003)	Room B (1002)	Room C (1001)	Room D (1004)	Room E (1005)
9:10	FA1: 3DIC Packaging-3 FA1-1-Session Invited- 3DIC Architectures for Next Generation High-Performance/Low-Power Computing Koji Inoue, Kyusyu University/ Japan FA1-2 Investigation of Program-Voltage Generator Integration for ReFAM and NAND Flash Mem ory Hybrid Three-Dimensional Solid-State Drive Tenyoshi Haanaka <sup>1,2</sup> , Koh Johguchi <sup>1</sup> , Ken Takeuchi <sup>1</sup> , Uchuo University of Tokyo/ Japan FA1-3 System Design Method of 3D System LSI from System Definition Model with Automatic SDIS-Cubic Toshiharu Ivata, Hidenori Murata, Ryouhei, Osaka University / Japan FA1-4 Testing Method of Wide Bus Chip-to-Chip Interconnection for 3D LSI Chip Stacking System Masahiro Aoyagi1, F. Imura <sup>1</sup> , S. Nemoto <sup>1</sup> , Natangawa1, M. Hagimoto <sup>2</sup> , H. Uchida <sup>2</sup> , Y. Matsumoto <sup>2</sup> , IAIST, <sup>2</sup> TOPS System / Japan	FB1: Substrates and Interposers FB1-1 <session invited=""> Si Interposers with Integrated Passives for Power Integrity Application Koich Takemura, NEC / Japan FB1-2 TSV Interposer Fabrication with 300 mm Wafer for 3D Packaging Seichti Yoshimi-2, Koji Fujimoto<sup>1,2</sup>, Miyuki Akazawa<sup>1,2</sup>, Hiroshi Mawatari, Hidenobu Matsumoto<sup>1</sup>, Kouskike Suzaki<sup>1</sup>, Toshihiro Itoh<sup>2,3</sup>, Nutaro Maeda<sup>2,3</sup>, Ibai Nippon Printing, PNMEMS Technology Research Organization, 3AIST / Japan FB1-3 Integrated Meander Resistor in Printed Circuit Board Manufacturing FB1-4 Via Formation Process to Form the Smooth Copper Wing Using Adhesion Layer Shinya Sasaki, Motoaki Tani, Fujitsu Laboratories / Japan</session>	FC1: Materials and Processes-2 (9:35) FC1-1 Maskless Electroplating of Copper on Diamond-Like Carbon Films Modified by Scanning Probe Method Shigehiro Hayashi, Woon Choi, Hajime Tomolage, Fukuoka University/Japan FC1-2 High-Speed Bump Height Measurement System MB-3000 Based on Precise Stereoscopy Kazuyoshi Suzuki, Toray Engineering / Japan FC1-3 Watpage Behavior of Multi-tier Stacking in 2.5D/3D Package under Different Joining Process Conditions Takashi Hisada, Kazushige Toriyama, Toyohiro Aoki, Yasuharu Yamada, IBM Japan / Japan Break	FD1: RF-1 FD1-1 A 36 W 240 KHz Wireless Power Transfer System with a 82% Efficiency for LED Lighting Applications Wei-Ting Chen <sup>1</sup> , Raul A. Chinga <sup>2</sup> , Shuhei Yoshida <sup>3</sup> , Jenshan Lin <sup>2</sup> , Chao-kai Hau, 11TRI / Taiwan, <sup>2</sup> University of Florida / USA, <sup>3</sup> NEC / Iapan Power Supply and Communication Through Two-Dimensional Wave-Guiding Sheet Keishi Kosaka, Hiroshi Fukuda, Koichiro Nakase, Naoki Kobayashi, Akira Miyata, Toshinobu Ogata, NEC / Japan FD1-3 Radiation Noise Reduction Technique from Power Supply Layers in PCB using Resistors Hitoshi Takakura, Shinichi Sasaki, Saga university / Japan FD1-4 Reduction Technique for Power Supply Noise of Analog-Digital Mixed Circuit Boards -Adjustment of Attached Resistor Method- Shunsuke Baba, Saga University / Japan	FE1: DMR-Mechanical-2 (9:35) FE1-1 Evolution of Microstructure of SAC305 and SN100C Solders on ENIG/Cu Pads under Isothermal Aging Mei-Ling Wu!, Preeti Chauhan?, Michael Osterman?, Michael Pecht <sup>2</sup> , National Sun Yat-Sen University / Taiwan, 2University of Maryland, /USA FE1-2 Ultra-Accelerated Quantum Chemical Molecular Dynamics Simulation of Atomic Level Stability of Solder Materials Nozom u Hatakeyama', Ryuji Miura', Ai Suzuki', Kunio Shiokawa², Mitsuo Yamashita², Akira Miyamoto <sup>1</sup> , 'Tohoku University, 2Fuji Electric / Japan FE1-3 A New Reference Area for Indentation Creep Tests to Obtain Real Steady Creep Strain of Solder Alloy Atsuko Takita¹, Katsuhiko Sasaki¹, Ken-ichi Obguchi², 'Hokkaido University, ²Akita University / Japan
11:00	FA2: 3DIC Packaging-4 FA2-1	FB2: Biomimetics FB2-1	FC2: Materials and Processes-3 FC2-1	FD2: RF-2 FD2-1	FE2: DMR-Mechanical-3 FE2-1
12:40	Study of Low Load and Temperature Solid-Phase Sn-Ag Bonding with Formation of High Heat-Reeistan Ag:Sn Intermetallic Compound Via Nanoscale Thin Film Control for Waler-Level 30-Stacking for 50 LSI Kiyoto Yoneta, Ryohei Satoh, Yoshiharu Iwata, Kochron Astumi, Kazuya Okamoto, Yukihiro Sato, Osala University/ Japan FA2-2 Optimization of High Thermal Conductive UCF for 30-LC through Pre-applied Process Yasuhiro Kawase!, Makoto Ikemoto!, Masanori Vamazak2, Hukots Kintani, Fumikazu Mizutani, Keiji Matsumoto <sup>3</sup> , Akhiro Horibe <sup>3</sup> , Hiroyuki Mori <sup>3</sup> , Yasumitsu Orii <sup>3</sup> , Hitisubishi Chemical, Pat-2 Marakak2, Hukots Kintani, Fumikazu Mizutani, Keiji Matsumoto <sup>3</sup> , Akhiro Horibe <sup>3</sup> , Hiroyuki Arcia, Yasubishi Chemical, Group Science and FA2-3 Assembly of 3D-Stacked Chip Architecture With 30 µm Pitch Micro B µm pi Interconnectione Using Paste-type and Sheet-type Achesive Materials Yu-Wei Huang, Jing-Ye Juang, Chau-Jie Zhan, Yu-Mi In, Shin-Yi Huang, Chia-Wei Fan, Su-Ching Chung, Jon-Shiou Peng, Su-Mei Chen, Yu-Lan Lu, Tao-Chin Chang (TRI Ziwam FA2-4) Roding Debonding Hideto Hashiguchi, Takafumi Fukushima, Jicheol Bea, Hisashi Kino, Kangwook Lee, Tetsu Tanaka, Mitsumasa Koyanag, Tohoku Universityi Japan	Mechanisms and Models for Bio-Minicry Design of Grip-and-Release Devices Kumio Takahashi, Shigeki Saito, Pasomphone Hemthavy, Vu Sekiguchi, Tokyo Institute of Technology / Japan FB2-1 Reversible Interconnection Leaning from Beetles Nace Hosoda, NIMS / Japan FB2-3 Continuous Roll Imprinting of Moth-Eye Antireflection Surface Using Anodic Porous Alumina Yoshihiro Uozu, Misubishi Rayon / Japan FB2-4 Development of the Sirocco Fan Featuring the Dragonff Wing Characteristics Yui Kumon, Masaki Otsuka, SHARP / Japan	Direct EP/EPAG - A Revolutionary Surface Finish for Electronic Packaging Mustafa Oczkoek, Atotech Deutschland GmbH / Germany FC2-1 Ag Nanoparticle Catalyst for Electroless Plating-its Adsorption and Activation at Polymer Substrates Yutaka Fujiwara, Yasuyuki Kobayashi, Shingo Ikeda, Osaka Municipal Technical Research Institute / Japan FC2-3 Latest Additive of Acid Copper Plating for PWB, Designed for Higher Current Density Oshimits v Nagao, Yuuhei Kitahara, Shingo Nishki, Okuno Chemical Industries / Japan FC2-4 Adsorption Kinetic Study of Poly (ethylene glycol) During Copper Electrodeposition by a Microfluidic Device and an Electrochemical Quartz Crystal Microbalance Yuichi Tsujimoto, Takeyasu Saito, Yutaka Miyamoto, Naoki Okamoto, Kazuo Kondo, Osaka Prefecture University / Japan	A UWB Antenna Built into 3G Smart Phone Yusuke Akiyama <sup>1</sup> , Fukuro Koshiji <sup>1,2</sup> , Kohji Koshiji <sup>1,2</sup> , <sup>1</sup> Kokushikan University, <sup>2</sup> Tokyo University of Science / Japan FD2-2 A Study on EM Radiation from Shielded-Flexible Flat Cable for Interconnection Yoshiki Kayano, Ryo Uesugi, Hiroshi Inoue, Akita University / Japan FD2-3 Electromagnetic Simulation of Printed Circuit Board inside Chassis Using Equivalent Model Focusing on Common-mode Yuli Wakaduki <sup>1</sup> , Yoshika Toyota <sup>1</sup> , Kengo Iokibe <sup>1</sup> , Ryuji Koga <sup>1</sup> , Tetsushi Watanabe <sup>2</sup> , Yolkayama University / Japan FD2-4 Mold-based Compartment Shielding Investigation for SiP Modules Kuo-Hsien Liao, ASE / Taiwan	Multiscale Modeling of Anisotropic Creep Response of Heterogeneous Single Crystal SnAgCu Solder S.Mukherjee, B. Zhou?, T. Bieler?, A. Dasguptal, <sup>1</sup> University of Maryland, <sup>2</sup> Michigan State University / USA FE2-2 Board Level Reliability and Assembly Process of Advanced Fine Pitch QFN Packages Li Li, Brian Smith <sup>2</sup> , Joe Smetana <sup>3</sup> , David Geiger <sup>4</sup> , Chris Katzko <sup>5</sup> , Jeffrey ChangBing Leo <sup>6</sup> , Richard Coyle <sup>3</sup> , Alex Chan <sup>3</sup> , <sup>1</sup> Cisco Systems, <sup>3</sup> HDP User Group International, <sup>3</sup> Alcatel-Lucent, Flextonics / USA, <sup>3</sup> TIT Technologies / China, <sup>4</sup> ST-Integrated Service Technologies / China, <sup>4</sup> ST-Integrated Service Technology / Taiwan FE2-3 Bonding Properties between Cu Wire and Al Pad in Microelectronics Packaging after Stress Test <sup>4</sup> Feztonics / Japan FE2-4 Accelerated Failure of Microjoints Caused by the Thermal Expansion of Underfill Material within a Chip Stacking Architecture Jing- <sup>3</sup> yao Chang <sup>1-</sup> , Shin- <sup>3</sup> , <sup>1</sup> Hang <sup>1</sup> , Tao-Chih Chang <sup>1</sup> , Tung-Han Chuang <sup>2</sup> , <sup>1</sup> ITRI, <sup>2</sup> National Taiwan University / Taiwan
13:30	FA3: Korea Session-2	FB3: Medical Devices <panel session=""></panel>	Lunch FC3: Materials and Processes-3	FD3: Thermal Management-3	FE3: Power Devices
15:35	<ul> <li>FA3-1</li> <li>Development of SDRAM Package Module tor Satelite</li> <li>Hyouk Lee<sup>1</sup>, Jinwook Jeong<sup>1</sup>, Jangsoo Chae<sup>2</sup>, Myoung Park<sup>2</sup>, HanaMicron, <sup>2</sup>SaTRec(Satellite Technology Research Center) / Korea</li> <li>FA3-2</li> <li>Epoxy Copper Paste as an Isotropic Conductive Adhesive</li> <li>Yong -Sung EOM, Hyun-Cheol Bae, Kwang-Seong CHOJ, Electronics and Telecommunications Research Institute / Korea</li> <li>FA3-3</li> <li>Low-Temperature Flip Chip Process for Stretchable Electronic Packaging Jung-Yeol Choi<sup>1</sup>, Jae-Hwan Kim<sup>1</sup>, Kwan-Jae Shin<sup>1</sup>, Yong-Ki Sohn<sup>2</sup>, Tae-Sung Oh<sup>1</sup>, Hiongi Kunversity, Electronics and Telecommunications Research Institute / Korea</li> <li>FA3-4</li> <li>Study of Mechanical Properties in Organic Embedded Package Substrate According to Base Materials Lee Han Sung, LeeYong Bin, Kwan Sun Yun, Daeduck Electronics of Organic Solar Cells with Lif Buffer Layers</li> <li>Kun Ho Kim<sup>1</sup>, Seung Ho Kim<sup>1</sup>, Young Chul Chang<sup>2</sup>, Ho Jung Chang<sup>1</sup>, Dankook University, <sup>2</sup>Korea University of Technology and Education / Korea</li> <li>Break</li> </ul>	FB3-1 A Characteristic Evaluation of a Conductive Ink Wire Suited for Measuring the Biological Signal Yasunori Tada <sup>1</sup> , Masahiro Inoue <sup>1</sup> , Tomohiro Tokumaru <sup>3</sup> , 'Gunma University, <sup>2</sup> Biosignal / Japan FB3-2 Soft Contact-Lens Type Sensing Device for Tear Glucose Monitoring Kohji Mitsubayashi, Tokyo Medical and Dental University / Japan FB3-3 Implantable CMOS Devices for Biomedical Applications Jun Ohta, Nara Institue of Science and Technology / Japan FB3-4 Development of Medical Devices for Minimally Invasive Diagnosis and Therapy Using Micro/Nano Fabrication Technology Yoichi Haga, Tohoku University / Japan FB3-4 Development of Neuro-functions and Deg ne rations by an Ion Im age Sensor-based Chemical Microscopy Takashi Sakurai, Kazuaki Sawada, Toyohashi University of Technology / Japan FB3-6 Wireless Body Area Communication Using Electromagnetic Resonance Coupling Fukuro Koshiji <sup>11</sup> , Nanako Yuyama <sup>1</sup> , Kohji Koshiji <sup>21</sup> , Kokushikan University, <sup>2</sup> Tokyo University of Science / Japan FB3-7 Development and Study of Electrical Property on Phantom for Human Body Communication Considering Tissue Structure of Human Arm Daroku Muramatsu <sup>1</sup> , Fukuro Koshiji <sup>2</sup> , Kohji Koshiji <sup>3</sup> , Ken Sasaki <sup>1</sup> , The University of Tokyo, Yokushikan University, 7 Tokyo University of Tokyo,	FC3-I Development of Epoxy/Mica Development of Epoxy/Mica Development of Epoxy/Mica Nanocomposites Formed Through Exfoliation of Mica Layer Treated by Uniferent Types of Long-Chain Akkylamine. Nobutake Tsuyuno <sup>1,2</sup> , Shogo Nakai', Akira Infine', Mitsukazu Ochi', Kansai University, Hitachi / Japan FC3-2 Development of Encapsulated Resin Materials for Power Semiconductor Devices Yuki Ishikawa, Kazuhiro Dohi, Kenichi Ueno, Tomova Takao, Sanyu Rec / Japan FC3-4 Adhesion Improvement of Epoxy Underfill to Polyimide Passivation Layers Toshiyuki Sato, NAMICS / Japan FC3-4 A Novel Halogen-Free and Reworkable Capillary Flow Underfill for Lead-Free Fine Pitch Area Array Package Applications Hongbin Shi', Cuihua Tani , Michael Petch <sup>2</sup> , Toshitsugu Ueda <sup>1</sup> , Waseda University / Japan, <sup>2</sup> University of Maryland / USA FC3-5 Alkaline Developable Film Type Photoresist Material for Solder Paste Printing and Reflow Process Daisuke Kanamori', Takuro Oda <sup>1</sup> , Michiko Yamaguchi', Kazuyuki Matsumurat, Toshihisa Nonaka <sup>1</sup> , Yoshinori Miyamoto <sup>2</sup> , Hajime Hirata <sup>2</sup> , <sup>1</sup> Toray Industries, <sup>2</sup> Toray Engineering / Japan	FD3-1       Direct Liquid Immersion Cooling of Power LEDs by an Injection Molded Substrate with Fluidic Features Thomas Leneke, S. Hirsch, B. Schmidt, Otto-von-Guericke-University / Germany FD3-2       Heat Management Solutions for Advanced Packaging Randeep Singh, Masataka Mochizuki, Mohammad Shahed Ahamed, Yuji Saito, Koichi Mashiko, Fujikura / Japan FD3-3       Single-Phase and Two-Phase Flow Heat Transfer Performances of Minichannel Finned Heat Sinks Kazuhisa Yuki, Koichi Suzuki, Tokyo University of Science, Yamaguchi / Japan FD3-4       Thermal Management of Dust-Proof ICT Systems Hitoshi Sakamoto, Akira Shojiguchi, Masaki Chiba, Minoru Yoshikawa, NEC / Japan FD3-5       Energy-Efficient Technology for Data Centers Using Phase Colange Cooling Units Arihiro Matsunaga, NEC / Japan	FE3-1
15:45	FA4: Taiwan Session-2 FA4-1	Science / Japan Panel discussion (approx. 50 min.)	FC4: Interconnection-5 FC4-1	FD4: Thermal Management-4 FD4-1	
17:25	PAP-1 Board Level Drop Impact Assessment of 3D Chip-on-Chip Packages Hsten-Chic Cheng!, Hsin-Kai Cheng?, Wen-Hwa Chen?, Tzu-Hsuan Cheng?, Su-Tsai Lu', Jing-Ye Jung², Feng Chia University, National Tsing Hua University, JTRI / Taiwan FA-2 Nanoscale Interfacial Frictional Behavior on Copper-Auminmum Intermetalic Compound Hsiang-Chen Hsu, Li-Ming Chu, Jih-Hsin Chien, Chen-Yi Wang, Shen-Li Fu, Miin-Shyan Bair, I-Shou University / Taiwan FA-3 Characterization of Hot-spot Effect on a Chip Embedded with TSVs Ra-Min Tain, Ming-Ji Dai, Li-Ling Liao, Chih-Sheng Lin, Shyh-Shyuan Sheu, Wei-Chung Lo, TTRI / Taiwan FA-4 Thermal Management for 3D-WLCSP Package Jia-Shen Lan, Mei-Ling Wu, National Sun Yat-Sen University/ Taiwan	There will be a break during the panel session.	INC Growth of Solder Capped Cu Pillar Bump Interconnection during Electromigration Test Hirokazu Noma, Kazushige Toriyama, Sayuri Kohara, Keishi Okamoto, Yasumisu Orii, IBM Japan Japan Tean Tean Tean Young-Ki Koia. Myong-Suk Kang'l-2, Hiroyuki Kokawa <sup>3</sup> , Yutaka S. Sato <sup>3</sup> , Schoon Yool- Chang-Woo Lee <sup>1</sup> , 'Korea Institute of Industrial Technology, Zuhiversity of Science and Technology, Zuhiversity of Science and Technology, Zuhiversity of Science and Technology, Korea, 'Tohoku University / Japan FC4-3 Crack Formation and Propagation Mechanisms Interfacial CusSns Kazuhiro Nogial, Dekui Mul, Stuart D. McDonald', Jonathan Read, Keith Swatman <sup>2</sup> , The University of Queensland / Australia, 'Nihon Superior / Japan FC4-4 Effects of the Morphology of Ni-P Films on Black Pad Formation After the ENIG (Electroless Nickel Immersion Gold) Process Kyoungdoc Kim, In' Yu, Korea Advanced Institute of Science and Technology / Korea	Thermal Conductivity and Evaluation of Various Types of Polymer Composites with filler Yasuyuki Agari, Hiroshi Hirano, Joji Kadota, Akinori Okada, Osaka Municipal Technical Research Institute / Japan FD4-2 Experimental Verification of the Relationship Between Isothermal Surface and Structure Function Yafei Luo <sup>1</sup> , Masaru Ishizuka <sup>2</sup> , Tomoyuki Hatakeyama <sup>2</sup> , Mentor Graphics, <sup>2</sup> Toyama Prefectural University / Japan FID4-3 Flow and Thermal Resistance Network Analysis of Fan Cooled Thin Enclosure Takashi Fukue <sup>1</sup> , Tomoyuki Hatakeyama <sup>2</sup> , Masaru Ishizuka <sup>2</sup> , Koich Horosel, Katsuhiro Koizumi <sup>3</sup> , <sup>1</sup> Iwate University, <sup>2</sup> Toyama Prefectural University, <sup>3</sup> Cosel / Japan (17:00)	



# From Deep Trenches to Skyscrapers - Orthogonal Scaling

#### Subramanian S. Iyer, PhD IBM Fellow

International Business Machines Corp.

The absence of cost effective lithography and patterning schemes is predicted to make the historical expectations of the cost -performance benefits of scaling (popularly known as Moore's Law) difficult to sustain. In this talk we introduce the concept of orthogonal scaling. Orthogonal scaling refers to features that can be added to the technology which significantly enhance the technology and which are sustainable over several

generations of technology. We will examine three such orthogonal features that have either been implemented or being actively worked on. The first is embedded memory, where the integration of logic based embedded DRAMs can effectively yield up to a generational jump in effective density. The second case we consider is the use of deep trench decoupling that can reduce mid-frequency power supply noise in processor and general purpose ASICs effectively adding up to 10% in chip performance above the scaling entitlement and finally, three dimensional integration which depending on its implementation can address die size, performance, process simplicity and cost beyond the expectation of semiconductor scaling. We summarize this talk with where the fundamental limits are and what our long-term options are for the evolution of a systems' based scaling methodology.

#### Biography

Subramanian S. Iyer is an IBM Fellow at the Systems & Technology Group, and is responsible for technology strategy and competitiveness, embedded memory and Three-Dimensional Integration. He obtained his B. Tech in Electrical Engineering at the Indian Institute of Technology, Bombay, and his M.S. and Ph.D. in Electrical Engineering at the University of California at Los Angeles. He joined the IBM T. J. Watson Research Center in 1981 and was manager of the Exploratory Structures and Devices Group till 1994, when he co-founded SiBond LLC to develop and manufacture Silicon-on-insulator materials. He has been with the IBM Microelectronics Division since 1997. Dr. Iyer has received two Corporate awards and four Outstanding Technical Achievement awards at IBM for the development of the Titanium Salicide process, the fabrication of the first SiGe Heterojunction Bipolar Transistor, the development of embedded DRAM technology and the development of eFUSE technology. His current technical interests and work lie in the area of 3-dimensional integration for memory sub-systems and the semiconductor roadmap. He is a Master Inventor. He received the Distingushed Aluminus award from the Indian Institute of Technology, Bombay in 2004. Dr. Iyer has authored over 175 articles in technical journals and several book chapters and co-edited a book on bonded SOI. He has served as an Adjunct Professor of Electrical Engineering at Columbia University, NY. He was honored as the Asian Engineer of the Year in 2011. He is the recepient of the 2012 IEEE Daniel Nobel award for emerging techologies In his spare time, he studies Sanskrit and role of Indic languages, traditions and culture in different parts of the world.



### **R&D** Strategy to Become **No.1 Green Innovation Company**

Takeshi Uenoyama, PhD Executive Officer Panasonic Corp.

Looking towards 2018, the 100th anniversary of our founding, Panasonic is working under a grand vision of becoming No.1 Green Innovation Company with the concept of "Eco & Smart" solutions; aiming to integrate our business growth into environmental contribution . We are

considering 4 categories to serve our customer needs: "residential space," "non-residential space," including offices, factories, and stores/facilities, "mobility space," including cars and airplanes, and "personal space." In order to achieve our goal, we established 4 companies deeply linked to 4 categories above on April 1st 2013: "Appliances Company", "Eco Solutions Company", "AVC Networks Company" and "Automotive & Industrial Company". Today I would like to describe briefly about our new mid-term business plan and our R&D strategy. I would like to explain our Cloud/ Energy/ Device solutions, the 3 important fields we consider in our R&D.

#### Biography

Takeshi Uenoyama was born in Wakayama, Japan in 1956. He received the MS degree from Osaka University in 1981, the PhD from University of California, San Diego in 1990, respectively. He joined Matsushita Electric in 1981 and started his careers in the fields of semiconductors, display devices and environmental technologies. Subsequently he has held several management positions: as from 2004: director of Advanced Technology Research Laboratories, Nanotechnology Research Laboratory, and Image Devices Development Center; as from 2006: executive senior councilor of Corporate R&D Center. In April 2008, he promoted to Executive Officer of Panasonic Corporation. Since March 2012, he has assumed the position of vice president of The Electrochemical Society of Japan.



### **Architecture Trends in Mobile Industry and Impact on Packaging and Integration**

Urmi Ray, PhD Program Manager Qualcomm Inc.

The last decade has seen an exponential growth in the mobile phone and computing industry. The emergence of smartphones and the ever growing demand of packing more and more features and functionality by the consumers has rapidly driven innovations in advanced packaging and integration. Smart integration at reasonable cost is a key to driving advanced functionality to mass market quickly.

This talk will provide an overview of the latest trends in the mobile and wireless industries, with examples of architectural platforms, several disruptive technology platforms as well as evolutionary trends towards integration and miniaturization. Key focus of this presentation will be on emerging technologies, such as 2.5D TSV interposers and 3D IC integration. The applications of 3D IC integration include CMOS image sensor, MEMS, LED, memory + logic, logic + logic, memory + microproces¬sor. For 2.5D, active and passive interposers using Si and glass will be covered.

Technology development challenges include tools, materials, infrastructure, reliability and many more. Several key challenges must be overcome before these integrations can be realized. In addition to lowering cost, increasingly complex tradeoffs, such as architectural partitioning, cost-performance-thermal, Chip-Package Interaction (CPI) must be managed. Electrical noise coupling, thermal interaction, and mechanical stress effects require multiphysics simulation and an infrastructure to support design for X across multiple domains. Tools, models, methodologies, materials, structural constructs, and experimental results are needed to ensure quality, yield and reliability.

Current R&D and industry status will be presented, including technical, cost, business, standards and other factors important for rapid technology adoption.

#### Biography

Urmi Ray is currently the technical program manager for Qualcomm's Through Silicon Stacking (TSS) program and is also leading a program on low cost interposer technology. She joined Qualcomm in 2006, after spending 10+ years at Lucent Technologies Bell Laboratories in NJ working on advanced materials and reliability for a diverse set of product portfolios, including consumer products to high reliability telecommunications projects. She is currently active in the 3D technology area. She has a PhD from Columbia University (New York City).

# Poster Session

P01	Through Silicon Vias Design Using the Scattering Matrix You-Yi Chen, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan	P11	Development of Space Free LED Module for the Improvement of Brightness and the Light Uniformity of Light Guide Element
P02	Thermo-Mechanical Stress of Underfilled 3D IC Packaging Ming-Han Wang, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan		Ming-Ta Tsai <sup>1,2</sup> , Syue-Fong Hu <sup>1</sup> , Chien-Lin Chang Chien <sup>1</sup> , Chung-Min Chang <sup>1</sup> , Chih-Peng Hsu <sup>1</sup> , Wei-I Lee <sup>2</sup> , <sup>1</sup> Advanced Optoelectronic Technology, <sup>2</sup> National Chiao
P03	Study of Microstructure Evolution in Nanoscale-Thickness Cu/Sn/Cu and		Tung University / Taiwan
1.00	Cu-Sn/Zn-Cu Sandwich Structure for 3D Packaging	P12	A CMOS Inverter Detector for Package High-Speed Characteristics Testing
	Qingqian Li, Y. C. Chan, City University of Hong Kong, / Hong Kong		Yuan-Ming Wu, Ping-Lin Chang, Jain-Kai Fang, Sung-Mao Wu, National University
P04	Cu/Ni/SnAg Microbump Bonding Processes for 30µm Pitch Thin-Chip-on-Chip		of Kaohsiung / Taiwan
	Package Using a Wafer-Level Underfill Film	P13	Simplified VRM Modeling Proposal for Signal and Power Integrity Analysis
	Chang-Chun Lee, Tzai-Liang Tzeng, Chung Yuan Christian University / Taiwan		Mitsuharu Umekawa, Agilent Technologies Japan / Japan
P05	Using Electromagnetic Band-gap Structure to Eliminate Frequency	P14	A Fault Detection Methodology for a Multipoint-Differential Cabling System
	Multiplication Noise and Implement 3D Band-pass Filter on Testing Load		Takashi Kuwahara <sup>1</sup> , Tsuyoshi Kobayashi <sup>1</sup> , Hiroyuki Joba <sup>1</sup> , Yoshihiro Akeboshi <sup>1</sup> ,
	Board		Seiichi Saito <sup>2</sup> , <sup>1</sup> Mitsubishi Electric, <sup>2</sup> Salesian Polytechnic / Japan
	Yu-Chi Kuo, Sung-Mao Wu, National University of Kaohsiung / Taiwan	P15	Using for Three-dimensional Broadband Double-side Direct Thru Kit with
P06	Halogen-Free Substrate Materials with High Thermal-Resistant and High		Non-exchange Layer Design and Analysis
	Thermal Conductivity		Wen-Yi Ruan, Ting-Han Chien, Lung-Shu Huang, Sung-Mao Wu, National
	Kuo-Chan Chiou, Feng-Po Tseng, Lu-Shih Liao, Kuei-yi Chuang, ITRI / Taiwan		University of Kaohsiung / Taiwan
P07	Analysis of the Temperature Effect on the Liquid Bridge Behavior between	P16	A Proposal of New Electrode Structure for Intra-Body Communication
	Fixed Plates for the Heat Switch System		Takaaki Fujisawa <sup>1</sup> , Fukuro Koshiji <sup>1,2</sup> , Kohji Koshiji <sup>2</sup> , <sup>1</sup> Kokushikan University, <sup>2</sup> Tokyo
	Su-Heon Jeong <sup>1</sup> , Wataru Nakayama <sup>2</sup> , Sung-Ki Nam <sup>1</sup> , Sun-Kyu Lee <sup>1</sup> , <sup>1</sup> Gwangju		University of Science / Japan
	Institute of Science and Technology, <sup>2</sup> ThermTech International / Korea	P17	Fabrication of PTFE Micro Fluidic Chip for Amino Acid Derivatization Process
P08	Surface Modification of Polyimide Films by the Remote Plasma for Enhance		Hideki Kido <sup>1</sup> , Ikuo Okada <sup>2</sup> , Yuichi Utsumi <sup>1</sup> , Hajime Mita <sup>3</sup> , <sup>1</sup> University of Hyogo,
	the Adhesion Strength with Epoxy Molding Compounds	Dia	<sup>2</sup> Nagoya University, <sup>3</sup> Fukuoka Institute of Technology / Japan
	Chih-Feng Wang <sup>1</sup> , Jian-Yi Wu <sup>1</sup> , Yi-Shao Lai <sup>2</sup> , Ping-Feng Yang <sup>2</sup> , <sup>1</sup> I-Shou University,	P18	Microfluidic Devices with SERS Active Three-dimensional Gold Nanostructure
DOO	<sup>2</sup> ASE / Taiwan	Dia	Ryo Takahashi, T.Fukuoka, Y.Utsumi, University of Hyogo / Japan
P09	Developing a Lignin-based Resin for FCCL	P19	Three-dimensional Silver Nanostructure for Surface Enhanced Raman
DIO	Wei-Ta Yang, Li-Ming Chang, ITRI / Taiwan		Scattering
P10	The Study of Angular Color Uniformity in Various Package Structure and Lens	P20	Ryohei Hara, R. Takahashi, T. Fukuoka, Y. Utsumi, University of Hyogo / Japan
	Geometry of White LED Package	P20	Proposal of a Novel Internally-Triggered Automatic Flow Sequencing on
	Syue-Fong Hu, Chien-Lin Chang Chien, Chang-Wen Sun, Chung-Min Chang, Chih Dang Hu, Advanged Ottoplactrania Technology (Trivian		Centrifugal Microfluidics
	Chih-Peng Hsu, Advanced Optoelectronic Technology / Taiwan		Masaki Ishizawa <sup>1</sup> , H. Nose <sup>1</sup> , Y. Ukita <sup>2</sup> , and Y. Utsumi <sup>1</sup> , <sup>1</sup> University of Hyogo, <sup>2</sup> Japan Advanced Institute of Science and Technology / Japan
			Advanced institute of Science and Technology / Japan

## Registration

The online registration system on the ICEP web site (http://www.jiep.or.jp/icep/) will be available through March 31. Please come to the on-site registration desk after April 1.

#### **Registration Fees**

Member of JIEP / IEEE / IMAPS (Including Company Member of JIEP) Member of Partner Organization	¥40,000	[¥47,000] [¥47,000]	Inc Inc
Non-Member	¥7,000	[¥57,000] [¥7,000]	Inc Inc
Speaker Student speaker Welcome Reception Only	¥7,000		Inc

Including Reception and Proceedings Including Reception and Proceedings Including Reception and Proceedings Including Proceedings

Including Reception and Proceedings Including Proceedings

[ ] At door

# **Committee**

General Chair	Operation Committee Chair	Eiji Higurashi (The University of Tokyo)
Shintaro Yamamichi (Renesas Electronics)	_Yoshio Nogami (Toray Engineering)	Fumio Uchikoba (Nihon University)
Genral Vice Chair	Operation Committee Vice Chair	Hideo Ohkuma (HTO)
Hitoshi Sakamoto (NEC)	_Miki Mori (Toshiba)	Hiroshi Hozoji (Hitachi)
Yasuhiro Ando (Fujikura)	Operation Committee Members	Hiroshi Ozaki (Sony)
Yoshio Nogami (Toray Engineering)	Akihiro Horibe (IBM Japan)	Itsuro Shishido (Kyocera SLC Technologies)
Advisory	Akira Yamauchi (Bondtech)	Jun Mizuno (Waseda University)
Atsushi Okuno (Sanyu Rec)	Atsunori Hattori (Noda Screen)	Kazuaki Yazawa (Purdue University)
Fumio Miyashiro (Yokohama Jisso Consortium)	Hajime Hirata (Toray Engineering)	Kazuhiko Kurata (NEC)
Hajime Tomokage (Fukuoka University)	Katsumi Miyama (Hokkaido Institute of Technology)	Kazushige Toriyama (IBM Japan)
Haruo Tabata (Osaka University)	Koichiro Nagai (Sanyu Rec)	Kazuya Okamoto (Osaka University)
Hideyuki Nishida (NEP Tech. S&S)	Masahiro Kubo (NEC)	Kimihiro Yamanaka (Chukyo University)
Hironori Asai (Toshiba)	Masato Nakamura (Hitachi)	Kinya Ichikawa (Intel)
Itsuo Watanabe (Hitachi Chemical)	Mitsuya Ishida (Kyocera SLC Technologies)	Kiyokazu Yasuda (Osaka University)
Kanji Otsuka (Meisei University)	Mitsuyo Miyauchi (Alpha Design)	Masaaki Oda (ULVAC)
Katsuaki Suganuma (Osaka University)	Takahiro Sogo (Toshiba)	Masahiro Aoyagi (National Institute of Advanced
Keisuke Uenishi (Osaka University)	Tatsuo Ogawa (Panasonic)	Industrial Science and Technology)
Kenzo Hatada (Atomnics Laboratory)	Toyohiro Aoki (IBM Japan)	Masato Sumikawa (Sharp)
Kishio Yokouchi (Fujitsu Interconnect Technologies)	Yoshio Tezuka (Nagano Prefectural Institute of Technology)	Masazumi Amagai (Texas Instruments Japan)
Kouzo Fujimoto (Osaka University)	Yuichi Sano (KOA)	Matiar R. Howlader (McMaster University)
Osamu Shimada (Dai Nippon Printing)	Yusuke Yasuda (Hitachi)	Nobuaki Hashimoto (Seiko Epson)
Ryohei Sato (Osaka University)	Yutaka Mizutani (Fuji Machine MFG.)	Noriyuki Fujimori (Olympus)
Shinichi Wakabayashi (Nagano Techno Foundation)	Social Committee Chair	Osamu Suzuki (Namics)
Tadatomo Suga (The University of Tokyo)	Yoshikazu Hirayama (Toray Engineering)	Shigeru Hiura (Toshiba)
Takasi Nukii (Sharp)	Technical Program Committee Chair	Shinichi Nishi (Konica Minolta IJ Technologies)
Yoshitaka Fukuoka (WEISTI)	Hitoshi Sakamoto (NEC)	Shinya Yoshida (Tokyo Institute Polytechnic University)
Yutaka Tsukada (Ritsumeikan University)	Technical Program Committee Vice Chair	Shuji Sagara (Dai Nippon Printing)
Yuzo Shimada (Namics)	Hiroshi Yamada (Toshiba)	Tetsuya Ohnishi (Grand Joint Technology)
Finance Chair	Masahiro Inoue (Gunma University)	Tomoyuki Abe (Fujitsu Laboratories)
Katsuko Hirata (Kasumi Technology)	Shoji Uegaki (ASE Group)	Tomoyuki Hatakeyama (Toyama Prefectural University)
Public Relations Chair	Yasumitsu Orii (IBM Japan)	Toshio Sudo (Shibaura Institute of Technology)
Kaoru Hashimoto (Meisei University)	Technical Program Committee Members	Tsuyoshi Shiota (Mitsui Chemicals)
Public Relations Vice Chair	Akira Yamauchi (Gunma National College of Technology)	Yasuharu Karashima (Panasonic)
Satoshi Yanaura (Mitsubishi Electric)	Dongdong Wang (Ibiden USA)	Yu Kondo (Olympus)

 Partner Organizations:
 Japan Electronics and Information Technology Industries Association / Japan Electronics Packaging and Circuits Association / Japan Welding Society Optoelectronics Industry and Technology Development Association / The Ceramic Society of Japan / The Electrochemical Society of Japan The Institute of Electrical Engineers of Japan / The Institute of Electrical Engineers of Japan / The Institute of Electronics, Information and Communication Engineers

 The Institute of Electrical Engineers of Japan / The Institute of Electronics, Information and Communication Engineers

 The Institute of Image Information and Television Engineers / The Japan Society of Physics The Japan Society of Machanical Engineers / Japan Robot Association / The Society of Chemical Engineers, Japan

 The Society of Polymer Science, Japan / The Surface Finishing Society of Japan