
## **Chapter 8: Memory Management**





## **Chapter 8: Memory Management**

- Background
- Swapping
- Contiguous Memory Allocation
- Paging
- Structure of the Page Table
- Segmentation
- Example: The Intel Pentium





#### **Objectives**

- To provide a detailed description of <u>various</u> <u>ways of organizing memory hardware</u>
- To discuss various <u>memory-management</u> techniques, including <u>paging</u> and <u>segmentation</u>
- To provide a detailed description of the <u>Intel</u> <u>Pentium</u>, which supports both pure segmentation and segmentation with paging



#### **Background**


- Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Register access in one CPU clock (or less)
- Main memory can take many cycles
- Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation





#### **Base and Limit Registers**

A pair of base and limit registers define the logical address space





### **Binding of Instructions and Data to Memory**

- Address binding of instructions and data to memory addresses can happen at three different stages
  - Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
  - Load time: Must generate relocatable code if memory location is not known at compile time
  - **Execution time**: Binding delayed until run time <u>if the</u> <u>process can be moved during its execution</u> from one memory segment to another. Need hardware support for address maps (e.g., base and limit registers)


# Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
  - Logical address generated by the CPU; also referred to as virtual address
  - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme



### Memory-Management Unit (MMU)

- Hardware device that maps virtual to physical address
- In MMU scheme, the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
- The user program deals with logical addresses; it never sees the real physical addresses



Dynamic relocation using a relocation register



#### **Dynamic Loading**

- Routine is not loaded until it is called
- Better memory-space utilization; unused routine is never loaded
- Useful when large amounts of code are needed to handle infrequently occurring cases, such as error routines.
- No special support from the operating system is required implemented through program design



#### **Dynamic Linking**

- Linking postponed until execution time
- Small piece of code, stub, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system needed to check if routine is in processes' memory address
- Dynamic linking is particularly useful for libraries
- System also known as shared libraries





### **Swapping**

- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- Roll out, roll in swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed




### **Swapping**

- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped
- Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
- System maintains a ready queue of readyto-run processes which have memory images on disk



#### **Schematic View of Swapping**





#### Example:

Assume a user process is 100 MB in size and the backing store is a standard hard disk with a transfer rate of 50 MB per second. The actual transfer of the 100 MB process to or from main memory takes 100MB/50MB per second = 2 seconds. Assuming a average latency of 8 milliseconds, the swap time is 2,008 milliseconds. Total time is 4,016 milliseconds.




### **Contiguous Allocation**

- Main memory usually into two partitions:
  - Resident operating system, usually held in low memory with interrupt vector
  - User processes then held in high memory
  - Each process is contained in a single contiguous section of memory
- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
  - Base register contains value of smallest physical address
  - <u>Limit register</u> contains **range** of logical addresses each logical address must be less than the limit register
  - MMU maps logical address dynamically



#### **Hardware Support for Relocation and Limit Registers**




Relocation register contains the value of the smallest physical address;

the limit register contains the range of logical addresses.



## **Contiguous Allocation (Cont)**

- Multiple-partition allocation
  - Hole block of available memory; holes of various size are scattered throughout memory
  - When a process arrives, it is allocated memory from a hole large enough to accommodate it
  - Operating system maintains information about:
     a) allocated partitions
     b) free partitions (hole)



# Dynamic Storage-Allocation Problem

How to satisfy a request of size *n* from a list of free holes

- First-fit: Allocate the first hole that is big enough
- Best-fit: Allocate the smallest hole that is big enough; must search entire list, unless ordered by size
  - Produces the smallest leftover hole
- Worst-fit: Allocate the *largest* hole; must also search entire list
  - Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization



#### **Fragmentation**

- As processes are loaded and removed from memory, the free memory space is broken into little pieces.
- External Fragmentation total memory space exists to satisfy a request, but it is not contiguous
- Statistical analysis of first fit reveals that even with some optimization, given N allocated blocks, another 0.5 N blocks will be lost to fragmentation.
- One-third of memory may be unusable!. 50percent rule.



#### **Fragmentation**

- If we have a hole of 18,464 bytes, and a process request 18,462 bytes.
- If we allocate exactly the requested block, we are left with a hole of 2 bytes
- Tracking of this hole will be substantially larger than the hole itself.
- Approach is to break the physical memory into fixedsized blocks and allocate memory in units based on block size.
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used



### Fragmentation (cond.)

- Reduce external fragmentation by compaction
  - Shuffle memory contents to place all free memory together in one large block
  - Compaction is possible only if relocation is dynamic, and is done at execution time
  - Expensive





### **Paging**

- Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
- Divide physical memory into fixed-sized blocks called **frames** (size is power of 2, between 512 bytes and 8,192 bytes)
- Divide logical memory into blocks of same size called pages



## Paging (cond.)

- Keep track of all free frames
- To run a program of size n pages, need to find n free frames and load program
- Set up a page table to translate logical to physical addresses
- Internal fragmentation





#### **Address Translation Scheme**


- Address generated by CPU is divided into:
  - Page number (p) used as an index into a page table which contains base address of each page in physical memory
  - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit

page number	page offset
p	d
m - n	n


For given logical address space 2<sup>m</sup> and page size 2<sup>n</sup>





#### **Paging Hardware**



# **Representation of Application of Applications**Application of Application of Ap











0	а	l
0 1 2 3	b	)
2	C	;
_ 3	d	
4 5	е	
	f	
6	g	
7	g h	
8		
9	j	
10	k	
11	- 1	
12	100000	1
13	n	1
14	100	
15	p	)
logical	me	mory

0	
4	i j k
8	m n o
12	
16	
20	a b c d
24	e f g

Physical memory: 32 bytes, 8 pages, (2<sup>4</sup>)

Page size: 4 bytes, 2^2

Physical address = base \* page size + offset

Logical address  $0 \rightarrow$  physical address (5 \* 4 + 0);

Logical address 3 → physical address (5 \* 4 + 3);


Logical address 4? 13?

physical memory

28



#### **Free Frames**



Before allocation

After allocation



### Implementation of Page Table

- Page table is kept in main memory
- Page-table base register (PTBR) points to the page table
- Page-table length register (PRLR) indicates size of the page table
- In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)
- Some TLBs store address-space identifiers (ASIDs) in each TLB entry – uniquely identifies each process to provide address-space protection for that process



## **Associative Memory**

Associative memory – parallel search


Page #	Frame #

Address translation (p, d)

- If p is in associative register, get frame # out
- Otherwise get frame # from page table in memory



#### **Paging Hardware With TLB**



TLB is a fast cache





#### **Effective Access Time**

- Associative Lookup =  $\varepsilon$  time unit
- Assume memory cycle time is 1 microsecond
- Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Hit ratio =  $\alpha$
- **Effective Access Time (EAT)**

EAT = 
$$(1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$$
  
=  $2 + \varepsilon - \alpha$ 





#### **Example**

An 80-percent hit ratio means that we can find the desired page number in the TLB 80 percent of the time.

- If it takes 20 nanoseconds to search the TLB and 100 nanoseconds to access memory, then a mapped memory access takes 120 nanoseconds when the page number is in TLB.
- We fail to find the page number in the TLB, we must first access memory for the page table and frame number (100 nanoseconds) and then access the desired byte in memory (100 nanoseconds) for a total 220 nanoseconds.

Effective Access Time (EAT)
$$EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$$

$$= 2 + \varepsilon - \alpha$$

**Effective Access Time** (EAT) = 
$$0.8 * 120 + 0.2 * 220 = 140$$

What is the effective access time, if hit ratio is 98%?




#### **Memory Protection**

- Memory protection implemented by associating protection bit with each frame
- Valid-invalid bit attached to each entry in the page table:
  - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
  - "invalid" indicates that the page is not in the process' logical address space





# Yalid (v) or Invalid (i) Bit In A Page Table





#### **Shared Pages**

#### Shared code

- One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
- Shared code must appear in same location in the logical address space of all processes


#### Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data <u>can appear</u> anywhere in the logical address space



## **Shared Pages Example**

We only need one copy of editor (3, 4, 6), and different data space for each user.





## **Structure of the Page Table**

- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables





## **Hierarchical Page Tables**


Break up the logical address space into multiple page tables

A simple technique is a two-level page table





# **Two-Level Page-Table Scheme**





# **Two-Level Paging Example**

- A logical address (on 32-bit machine with 1K page size) is divided into:
  - a page number consisting of 22 bits
  - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
  - a 12-bit page number
  - a 10-bit page offset
- Thus, a logical address is as follows:


page number		nber	page offset	
	<i>p</i> i	$p_2$	d	
	12	10	10	

where  $p_i$  is an index into the outer page table, and  $p_2$  is the displacement within the page of the outer page table





#### **Address-Translation Scheme**





# **Three-level Paging Scheme**

outer page	outer page inner page	
$p_1$	$p_2$	d
42	10	12

2nd outer page	outer page	inner page	offset
$p_1$	$p_2$	$p_3$	d
32	10	10	12




## **Hashed Page Tables**

- Common in address spaces > 32 bits
- The virtual page number is hashed into a page table
  - This page table contains a chain of elements hashing to the same location
- Virtual page numbers are compared in this chain searching for a match
  - If a match is found, the corresponding physical frame is extracted



## **Hashed Page Table**






# **Inverted Page Table**


- One entry for each real page of memory
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page
- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs
- Use hash table to limit the search to one or at most a few — page-table entries



# **Inverted Page Table Architecture**



# **End of Chapter 8**





## **Segmentation**

- Memory-management scheme that supports user view of memory
- A program is a collection of segments
  - A segment is a logical unit such as:

```
main program
```

procedure

function

method

object

local variables, global variables

common block


stack

symbol table

arrays




# **User's View of a Program**







# **Logical View of Segmentation**



4 3

physical memory space



#### **Segmentation Architecture**

- Logical address consists of a two tuple:
  - <segment-number, offset>,
- Segment table maps two-dimensional physical addresses; each table entry has:
  - base contains the starting physical address where the segments reside in memory
  - limit specifies the length of the segment
- Segment-table base register (STBR) points to the segment table's location in memory
- Segment-table length register (STLR) indicates number of segments used by a program;
  - segment number s is legal if s < STLR






# **Segmentation Architecture (Cont.)**

- Protection
  - With each entry in segment table associate:
    - validation bit =  $0 \Rightarrow$  illegal segment
    - read/write/execute privileges
- Protection bits associated with segments; code sharing occurs at segment level
- Since segments vary in length, memory allocation is a dynamic storage-allocation problem
- A segmentation example is shown in the following diagram






## **Segmentation Hardware**





# **Example of Segmentation**






## **Example: The Intel Pentium**

- Supports both segmentation and segmentation with paging
- CPU generates logical address
  - Given to segmentation unit
    - Which produces linear addresses
  - Linear address given to paging unit
    - Which generates physical address in main memory
    - Paging units form equivalent of MMU






#### **Logical to Physical Address Translation in Pentium**



page number		page offset	
$p_1$	$p_2$	d	
10	10	12	




# **Intel Pentium Segmentation**





## **Pentium Paging Architecture**








#### **Linear Address in Linux**

Broken into four parts:

	global directory	middle directory	page table	offset	
--	---------------------	---------------------	---------------	--------	--



# **Three-level Paging in Linux**





# **End of Chapter 8**

