



ACCESSION for #7/S White Section A DDC Butt Section	
UNANHOUNCED	UNCLASSIFIED
BY	AD
Dist. AVAIL. and/or SPECIAL	
<i>y</i>	DEVELOPMENT OF A HIGH VOLTAGE AND HIGH CURRENT
	TRANSCALENT TRANSISTOR -
	9 FINAL TECHNICAL REPORT.
(or	BY
(10)	S. W./KESSLER, R. E./REED @ D. B./TROUT
	11 NOV 277 12 100 p.

Prepared for

U. S. ARMY MOBILITY EQUIPMENT RESEARCH AND DEVELOPMENT COMMAND

FORT, BELVOIR, VIRGINIA

(15 CONTRACT NO. DAAK \$2-72-C-0642 C RCA Cop Prepared by: 1978 APR SSD -ELECTRO-OPTICS AND DEVICES SOLID STATE DIVISION D LANCASTER, PENNSYLVANIA 410 148 DISTRIBUTION STATEMENT A Approved for public release; Distribution Unlimited

SUMMARY

All of the objectives of the contract were obtained or exceeded. An NPN Transcalent transistor was developed which was capable of blocking 800 to 1000 volts and of switching up to 150 amperes. A 500 watts dissipation capability was demonstrated as well as very fast switching times.

To achieve these goals, a novel emitter ballast resistor was made a portion of the assembly. This ballast resistor forces current sharing to all areas of the emitter on the transistor chip.

The Transcalent transistor uses two heat-pipes as an integral part of the package to cool the silicon transistor chip and its integral ballast resistor. With heat-pipe cooling of the device, it has been demonstrated that 523 watts of heat can be dissipated from the package. A thermal resistance as low as 0.20° C/watt has been observed between the junction and the base of the fins attached to the heat-pipes. The thermal resistance between the junction and 25 °C ambient air flowing at 1650 feet per minute was found to be only 0.35° C/watt.

The switching speeds of the Transcalent transistor are very fast, less than 1.0 microsecond turn-on time and 2.0 microseconds turn-off time. A large area Safe Operating Curve was determined from the second breakdown, current gain, saturation and sustaining voltage characteristics measured during the contract.

Two patent applications were filed during the contract:

- RCA 69,470 S. W. Kessler, Jr. etal, "Reinforced Transcalent Device" which was issued as U.S. Patent #3,978,518 issued 31 August 1976.
- RCA 71,321 S. W. Kessler, Jr, etal, "Semiconductor Device with Ballast Resistor Adapted for a Transcalent Device" Serial #833,056 Filed 14 September 1977, Confirming License issued 2 November 1977.

Besides the exceptional electrical and thermal characteristics, the Transcalent transistor provides reductions in size, weight and ease of installation when compared to other large power transistors and their externally attached heat sinks.

i

FOREWORD

This report, the Final Technical Report on the Transcalent transistor development contract, was prepared by the RCA Corporation, Solid State Division, Electro Optics and Devices Power Tube Operations, Lancaster, PA 17604.

The work performed on this contract was authorized by the U.S. Army Mobility Equipment Research and Development Command (MERADCOM), Fort Belvoir, VA, under Contract No. DAAK02-72-C-0642. Mr. R. McKechnie and, more recently, Dr. Russel Eaton, III, the Contracting Officer's Representatives, have administered the program for MERADCOM.

Acknowledgement is also made to Mr. Joseph D. Segrest of the Naval Air Development Center, Warminister, PA, for his financial and technical support to the development of the Transcalent transistor.

The information presented herein covers work authorized under Phases I, II and III of the contract. There were a total of 14 modifications to the contract, the most recent completed on 30 June 1977. The work on the contract was performed primarily by Mr. S. W. Kessler, Sr. Member of the Technical Staff and by Mr. D. R. Trout, Member of the Technical Staff under the supervision of Mr. R. E. Reed, Leader of the Technical Staff and Mr. W. S. Lynch, Manager of Power Products Engineering. Messrs. W. T. Burkins, R. F. Keller, A. J. Witkowski and C. V. Reddig, Engineering Technicians, also assisted in performing the actual program of work.

The specified program of work was successfully completed as evidenced by two new power transistors, RCA developmental types J15490 and J15492, which are now available in experimental sampling quantities. TABLE OF CONTENTS

		Page No.
TITLE PAGE		
SUMMARY		i
FORWORD		11
TABLE OF CONTEN	IS	111
LISTS OF ILLUST	RATIONS	v-vii
LIST OF TABLES		vii
Section I - In	troduction	1
Section II - Gen Adv	neral Discussion of Transcalent Devices and the vantages of using Integral Heat-Pipes	8
Section III - Tr	ansistor Design	13
А.	Initial Design	13
в.	Final Design - Emitter Ballasting	18
с.	Metallizing Tests	24
D.	Infrared Radiation Tests	26
E.	Ballast Resistor	31
Section IV - Tes	st Results	36
А.	Early Test Results	36
в.	Test Results with Ballasted Devices	36
c.	Current Gain	39
D.	Cut-Off Frequency	46
E.	Turn-On and Turn-Off Time	50
F.	Second Breakdown Tests	55
G.	Power Switching Test	57
н.	Transient Thermal Analysis	61
Ι.	Thermal Impedance	72
Conclusions		88
Recommendations		90

0

[]

[]

Figure No.

- 1 Cross-Section of Transcalent Transistor with nominal 2 Inch Diameter Fins
- 2 Cross-Section of Transcalent Transistor with 4½ Inch Diameter Fins
- 3a Photograph of Transcalent Devices Alongside Competitive Devices
- 3b The three Transcalent Transistor packages described in the text
- 4 Contact Photographs of Photolithography Masks used in Fabricating a Transcalent Transistor
- 5 Cross-Section of the Metallized Structure of the Transcalent Transistor
- 6 Diffusion Profile
- 7 Photomicrograph of the Sintered Wick Structure
- 8 Resistance of Ballast Wafers versus Temperature
- 9 Micropositioner used to Position the Ballast Resistor with Respect to the Transistor Wafer
- 10 Fixture for Clamping the Transistor while it is Welded
- 11 Cut-away Cross-Section of the Emitter Heat-Pipe and the Ballast Resistor
- 12, a,b White Light and Infrared Photographs of a Transistor Chip
- 13,a,b,c White Light and Infrared Photographs of a Transistor Chip
- 14 Infrared Photographs of a Transistor Chip
- 15 Two Methods of Supplying an Emitter Ballast
- 16 Direct Current Gain Curves
- 17 Pulsed Current Gain Curves for Transcalent Transistor No. 37 at Different Heat-Pipe Temperatures
- 18 Pulsed and DC Gain Curves for Transcalent Transistor No. 60

LIST OF ILLUSTRATIONS (Cont.)

]

Fig	ure No.	
	19	Gain Curves for Transcalent Transistor No. 60
	20	Gain Curves at an Emitter-to-Collector Voltage One Volt Greater than the Base-to-Emitter Voltage
	21	Gain Curves for Transcalent Transistor No. 56
	22	Current Gain versus Frequency of the Transcalent Transistor
	23	Switching Speed Test Circuit
	24	Oscillograph of Switching Speed Test at Bell Laboratory
	25	Photograph of the Demountable Transcalent Package
	26	Summary of Second Breakdown Current Test Results
	27	Safe Operating Area
	28	High Current Switching Test Circuit
	29a	Turn-On Characteristics of Transcalent Transistor No. 50
	29b	Turn-Off Characteristics of Transcalent Transistor No. 50
	29c	Turn-Off Characteristics of Transcalent Transistor No. 50
	30	Power Losses in Transcalent Transistor No. 50 while Switching 35 Amperes at 275 Volts at 10 KHz
	31a	Turn-On Characteristics of Transcalent Transistor No. 60
	31b	Saturation Voltage of Transcalent Transistor No. 60
	31c	Turn-Off Characteristics of Transcalent Transistor No. 60
	31d	Fall Time Characteristics of Transcalent Transistor No. 60

v

LIST OF ILLUSTRATIONS (Cont.)

0

0

0

0

Ü

[]

[]

figure No.	
32	Current, Voltage and Power Losses while Transcalent Transistor No. 60 was Switching 60 Amperes at 400 Volts at 5 KHz
33	Computed Junction Temperatures of Transcalent Transistor No. 60 Dissipating 523 Watts
34	Computed Junction Temperatures for 2 µs Pulses, 5000 pps, 6000 Watts Peaks using the Emitter Area
35	Computed Junction Temperatures for 2 μs Pulses, 5000 pps, 6000 Watts Peaks using the Collector Area
36	Computed Junction Temperatures 2 μs Pulses, 6000 Watts Peaks, 5, 10, 20 KHz using the Emitter Area
37	Computed Junction Temperatures for 100 μs Pulses, 100 pps, 24,000 Watts Peaks using the Emitter Area
38	Thermal Impedance Test Circuit
39	Average Thermal Impedance versus Power between Junction and Base of Fins for Transcalent Tran- sistor with 10, 4½ Inch Diameter Fins. Assembly made by Clamping.
40	Thermal Impedance versus Power between Junction and Base of Fins for Emitter and Collector Heat- Pipe with 10, 4½ Inch Diameter Fins. Assembly made by Soldering.
41	Temperature Rise of Junction and Case versus Power for Transcalent Transistors with 10, 4½ Inch Diameter Fins. Assembly made by Clamping.
42	Temperature Rise of Junction and Case versus Power for Transcalent Transistors with 10, 4½ Inch Diameter Fins. Assembly made by Soldering.
43	Heat-Pipe Temperature versus Power for Aluminum Pin Fin Transistors. Air Velocity 4000 LFM.

vi

LIST OF TABLES

0

[]

[]

0

0

Ũ

Table No.	
. 1	Electrical Characteristics of the Trans- calent Transistor
2	Thermal Characteristics of the Transcalent Transistor
3	Mechanical Characteristics of the Trans- calent Transistor
4	Test Results of Early Transcalent Transistors
5	Test Results of Transcalent Transistors with Emitter Ballasting
6	Slope of the Gain Curves in Fig. 20
7	Summary of RCA Switching Test Results
8	Summary of Bell Laboratory Switching Test Results
9	Thickness and Temperature Gradients through Each Material of Construction

vii

Section I

INTRODUCTION

The 60 amperes, 800 volts Transcalent transistor is the third silicon power device to be developed using heat-pipes as an integral part of the package to cool the silicon. The first Transcalent Device was a 250 amperes average current rectifier(1) and the second was a 400 amperes Transcalent Thyristor. (2)

A major accomplishment of the work performed during this contract was defining the need and developing a technique for evenly distributing the emitter current throughout the area of a large silicon transistor wafer. The solution to this problem required a redesign of the ends of the heat-pipes in contact with the silicon from that used for earlier devices, the introduction of a ballast resistor between the end of the emitter heat-pipe and the emitters in the silicon wafer, and the development of techniques for making the assembly. Changes in the closure of the heat-pipes allowed the use of high temperature brazes which eliminated the need to electroplate the copper powder wick with solder. The elimination of the solder improved the thermal conductivity and strength of the wick in the heat-pipe.

Sixteen Transcalent transistors were fabricated and tested using a ballast resistor in series with the transistor wafer. Data characterizing both the electrical and thermal properties of the transistors are summarized in this report. All of the characteristics exceeded the contract goals.

The Transcalent transistors were made using two different fin diameters, two inches in diameter and 4½ inches in diameter. The two inch diameter fins were the same integral fins as employed in the earlier device designs that required high velocity air at 4000 ft. per min. to cool the devices. The 4½ inch diameter fins were joined to the heat-pipes with epoxy and had sufficient heat transfer area that an air velocity of only 1650 ft. per min. cooled the transistor. A two inch diameter pin fin was also epoxy bonded to the heat-pipe and tested.

(1)S. W. Kessler, Development of a 250 Ampere Transcalent Rectifier, Report No. 2, Contract No. DAAK02-69-C-0609, June 1970.

(2) S. W. Kessler, 400 Ampere High Power Transcalent Semiconductor Thyristor Device Report No. 5, Contract DAAK02-69-C-0609 Final Report.

The contract objectives along with a summary of the test results are listed in Tables 1, 2 and 3 for the Transcalent transistor. In Table 1 are listed the electrical characteristics. Transistors were fabricated from silicon crystal of two different resistivities, 30 to 40 ohm-cm and 60 to 80 ohm-cm. Devices made using the lower resistivity exhibited a high current capability while the transistors using the higher resistivity sacrificed current capability for a greater sustaining voltage capability.

The thermal characteristic of devices with the 2 inch and $4\frac{1}{4}$ inch fin diameters are summarized in Table 2.

The mechanical characteristics are summarized in Table 3. Figures 1 and 2 are illustrations of the outline dimensions of each size device. Table 1 Electrical Characteristics of the Transcalent Transistor

Contract Goal

	· ·	Goal	30 to 40 ohm-cm Resistivity	Obtained 60 to 80 ohm-cm Resistivity
Maximum Voltage Capability	(volts)	750	066	1000
Cut-off Frequency greater than	(Hz)	4000	230,000	1
VCBO	(volts)	750	066	1000
VCEV	(volts)	750	066	1000
'VCE(Sustaining)	(volts)	400	510	710
Collector Current, I _C	(amperes)	60	86	43
VCE (SAT)	(volts)	1.25	0.6	0.6
DC Base Current, I _B	(amperes)	10	13.7	10
Turn-On Time $(t_d + t_r)$	(microsec)	ß	0.7	0.7
Turn-Off Time (t _s + t _f)	(microsec)	10	2.1	2.3

<2 percent *Pulsed: Pulse duration <300 microseconds, duty

Table 2 Thermal Characteristics of the Transcalent Transistor

Results Obtained

Parameter	Contract Goal	2 inch dia. fins	4¼ inch dia. fins
Dissipation (watts	500	453 at air velocity of 4000/5000 ft./ min. and an average heat- pipe tempera- ture 105.50C	523 at air velocity of 1550 ft./min. and average heat-pipe tem- perature of 78°C or 150 CFM
Thermal Impedance (^O C/W)	Not spec.	0.1	3 collector heat-pipe 3 emitter heat-pipe
Storage Temperature (^O C)	-65 to 200	Ro	om temp. to 135 ⁰ C
Operating Temperature, T _J (^O C)	-65 to 200	Ro	om temp. to 195
Ambient Operating Temp, $T_{A}^{(OC)}$	-55 to 125	Ro	om temp. to 125

Table 3 Mechanical Characteristics of the Transcalent Transistor

		Kesults Obto	ITUEG
	Contract Goal	2 inch dia. fins	4% inch dia. fins
Weight (oz.)	10	10	30
Volume (in ³)	14	10.8 between studs 11.0 with studs	48.9 49.1
Length including studs (in.)	ű	ß	ß
Length minus studs (in.)		+.025 3.450	+.025 3.450
Diameter (in.)		1.938 max.	4.25 ±.05
Heat Sink		None required	None required

5

-

0

0

U

[]



Fig. 1 Outline drawing of Transcalent Transistor with nominal 2 inch diameter fins



Section II

GENERAL DISCUSSION OF TRANSCALENT DEVICES AND THE ADVANTAGES OF USING INTEGRAL HEAT-PIPES

Transcalent means permeable to heat flow, and best describes a new family of high power, solid state power devices which have heat-pipes adjacent to each side of the silicon wafer containing the active device. An outline drawing of Transcalent Silicon Power Devices is shown in Figures 1 and 2. The heat-pipes attached to the silicon constitute a self-contained thermodynamic system which exhibits an effective thermal conductivity several orders of magnitude greater than copper.³ This thermal conductance is achieved by the evaporation of a heattransfer liquid from the capillary or wick structure in thermal contact with the silicon, the transport of the vapor to other parts of the heat pipe, condensation of the vapor along the walls of the pipe, and return of the condensate to the evaporator section through the capillary structure lining the inside wall of the heat-pipe. The two heat pipes are joined together by the ceramic-to-metal envelope which also provides a chamber for a dry nitrogen atmosphere around the edge of the silicon wafer.

The use of a wick structure distinguishes the heat-pipe from other similar systems. When gravity forces act against the condensate returning to the evaporator, the wick furnishes the pumping force to return the liquid to the evaporator. In addition, the capillary structure holds a thin film of heat-transfer fluid at the evaporator's surface. This thin film of liquid improves the heat transfer and permits the system to operate with a minimum of liquid.

In the Transcalent Power Devices, water is the preferred working fluid because of the temperature range in which silicon devices operate. Water has the greatest latent heat of vaporization, a large surface tension, and is compatible with the metals of the heat-pipe. Since the heat-pipes are vacuum devices, they operate nearly isothermally with the vapor condensing at the coolest point nearest the source of heat. This feature gives freedom in the geometric design of the condenser and also means that an equal amount of heat can be transferred to all of the fins of the Transcalent device regardless of how far the fins are away from the silicon. Dimensions are limited

³Eastman, G. Y. "The Heat Pipe" <u>Scientific American</u>, Vol. 218, No. 5, May 1968, pp 38-46.

only by the ability of the wick to "pump" the condensate back to the hot surface area where the liquid can be re-evaporated and the cycle repeated.

In 1969, the U.S. Army Mobility Equipment Research and Development Center Command (MERADCOM), Ft. Belvoir, VA, awarded RCA a contract* for the development of a Transcalent Rectifier¹, Type J15401. The rectifier was designed to conduct an average current of 250 amperes and to be cooled with 150 cubic feet per minute of air at an ambient temperature of 70°C. The rectifier with its heat-pipes and cooling fins was only 1-7/8 inches in diameter and five inches long, which included 1.55 inches of stud lengths for fastening high current leads to the device. The complete rectifier, with its integral heat-pipe heat sinks, weighed less than ten ounces.

After achieving the improved heat dissipation capability of the Transcalent Rectifier, MERADCOM requested RCA to develop a Transcalent thyristor² (Type J15371), cooled with the same heat-pipe design as was developed for the rectifier. The design objectives for the thyristor were a current rating of 400 amperes (RMS with 180° conduction angle), a critical rate of rise of current (di/dt) rating of 800 amperes per microsecond and a critical rate of rise of voltage (dv/dt) rating of 200 volts per microsecond.

To take full advantage of the heat-pipe cooling of the silicon, the wafer used in the Transcalent thyristor was designed to have the emitter diameter slightly smaller than the diameter of the heat-pipes, so that all of the area of the silicon in which most of the heat is generated is in contact with the heat-pipes.

A photograph of two of the devices is shown in Figure 3a along with larger competitive devices. Competitive devices are often referred to as "hockey-pucks" and are cooled by clamping them between large aluminum heat sinks. The Transcalent packages illustrated in the figure are the same as used in the development of the Transcalent transistor.

The three Transcalent transistors which were developed during this contract and mentioned earlier in this text are shown in Fig. 3b.

Experience with Transcalent devices has demonstrated a large number of advantages when their configuration is compared to "hockey-puck" or stud-mounted devices.

*DAAK02-69-C-0609 l ibid 2 ibid



Fig. 3a Photograph of Transcalent devices alongside competitive devices. The device on the right is a 250 amps. (Average Current) Transcalent rectifier developed for MERADCOM. On the left is a 400 amp. (RMS current) Transcalent thyristor with fins 4¼ inches in diameter developed for NADC. In the center is a competitive method of cooling high current solid state devices in which a disc-shaped device (as the one in the foreground) is clamped between the large fins in the background.



Fig. 3b The three Transcalent Transistor packages described in text.

These advantages are:

- There are no mechanical clamps fastening the Transcalent device to the heat sink. Clamping of a "hockey-puck" must be uniform or the heat transfer to the heat sink will be impeded. "Hockey-puck" supplier's literature is full of cautions in mounting and torquing the bolts when clamping a device between heat sinks. Over-torquing may crack the silicon. The heat sinks of a Transcalent transistor are an integral part of the device.
- 2. Heat is extracted from both sides of the silicon with a minimum of material adjacent to the silicon to minimize the temperature gradient between the junction and the ultimate heat sink.
- 3. The thickness and the thermal properties of materials adjacent to the silicon are optimized to absorb transient surges of power which must be dissipated from the silicon if blocking and control characteristics are to be maintained.
- 4. The operation of the heat-pipes is very tolerant to changes in power levels because they respond quickly to surges by evaporating an additional amount of working fluid and thus exhibit a decreasing thermal resistance as the power level increases. Thus, there is only a small increase in junction temperature when operating under an overload condition.
- 5. The assembly has a high resistance to fatigue failure because the materials adjacent to the silicon and bonded to it either nearly match the thermal expansion of the silicon or are designed to yield elastically. By comparison, the rubbing surfaces of a clamped device are subjected to fretting and scoring.^{4,5} As fretting debris accumulates between the clamped surfaces, the contact resistance between the adjacent materials increases, altering their electrical impedances.
- 6. Operation at higher ambient temperatures is possible without current derating.

⁴Comyn, R. H. and Furlani, C. W. "Fretting Corrosion", A Literature Survey TR-1169 Harry Diamond Laboratories, Army Material Command, Washington, DC, December 30, 1963.

⁵Comstock, W. R. and Locher, R. E. "High Current Diode and SCR Reliability Considerations" Power Electronics Specialists Conference, IEEE Aerospace and Electronic Systems Society 1975 p. 224-233.

- 7. Transcalent Devices are of smaller size and lighter weight because of the greatly reduced temperature gradient between the junction and the fins. Also, all of the fins are equally effective in dissipating heat because the heatpipe is isothermal along its entire length.
- 8. Transcalent devices conserve materials because much of the internal space of the device is hollow with a vacuum environment. Lighter weight results and a high ratio of strength-to-weight is achieved.

Section III

TRANSISTOR DESIGN

A. Initial Design

The first design objective of the Transcalent transistor was to use the same heat-pipe designs which were used on the Transcalent thyristor and rectifier*. It had been demonstrated that 500 watts of thermal energy could be dissipated using this heat-pipe design. The second design objective was to limit the emitter diameter to the diameter of the heat-pipe in contact with the silicon wafer. By limiting the emitter diameter, the majority of heat losses in the silicon would be within the bounds of the heat-pipe. The inside diameter of the heat-pipe is 0.875 inch and the limiting diameter of the emitters was selected to be 0.820 The 0.055 difference in diameters allowed for inch. spreading of the current and heat through the thickness of the silicon wafer and for slight misalignment of parts during assembly. The third design objective was to have approximately one square centimeter of emitter area with nearly 100 centimeters of emitter-to-base periphery. A high ratio of emitter-to-base periphery reduces emitter current crowding which is a tendency for the emitter current to be concentrated near the edges of the emitter. If the emitter width is less than 0.010 inch, most of the emitter area will be useful for injecting current.

The last restraint was that a simplified heat-pipe design required that the base contact be made at the periphery of the wafer extending from around the diameter of the heat-pipe. With these constraints, the most useful design considered was one in which the emitter fingers extended radially from the center of the wafer with the regions in between the emitters being at base potential. To have sufficient emitter area (1.064 square centimeters) a design was chosen with 72 emitters as is shown in Fig. 4a. This design has an emitter-to-base periphery of 89.4 centimeters. Also shown in Fig. 4 are contact photographs of all of the photolithography used in fabricating a Transcalent transistor.

Before describing the other features of the emitter base design, the design of the metallizing structure used in fabricating the first wafers will be discussed. The metallizing structure is closely related to the construction of the heat-pipes. A cross-section of the metallizing structure is shown in Fig. 5. The base of the transistor is

*Contract DAAK02-69-C-0609



.....

 a. Emitter Diffusion Mask: Phosphorus is diffused into the white region to form the 72 N+ emitters



- b. P+ Diffusion Mask and Base Metallization Mask: Boron is diffused into the black regions of the mask. The same mask is used to outline the Base Metallization on top of the P+ regions.

I

[]

c. Trigger or Ballast Etch
Mask: This mask is used
to etch a moat (white
area) in between the
emitters and the base
to mechanically force
base currents beneath
the emitters.



- d. Emitter Window Mask: This mask is used to etch open windows in the oxide layer covering the base metallization. Contact is made to the emitters in the openings. Contact is made to the base metallization in the area of the broad white circle.
- e. Isolation Mask: Emitter f. and base metallizations are isolated from each other by removing the metal in the white band. The ring is positioned in the black region between the contacts to the emitters and the base in Fig.
- Emitter-Base Metallization Mask: This mask is a composite of masks b & d. This mask is used to separate emitter and base metallization when a single layer of metal is used to make contact to the two regions.
- Contact photographs of photolithography masks used in fabricating a Transcalent Transistor. All of the masks were drawn by a computer-controlled Gerber machine. Fig. 4



metallized first. Photo lithography is used to define the base metallization pattern to the same outline as the P+ ohmic contact diffusion. The metallizing is approximately one micron thick. An insulating layer approximately one micron thick is deposited on top of the base metallization layer. Windows are opened in the insulating layer over the tops of the emitters. Then a second metal layer is deposited on both sides of the wafer. This layer joins the 72 emitters in a parallel connection on one side and makes contact to the collector of the transistor on the other The emitter and collector metallizing are separated side. when the transistor chip is cut out of the wafer and its edge contoured. The diameter of the insulation between the emitter and the base is 1.010 inches which is slightly larger than the diameter of the heat-pipes. At a mean diameter of 0.989 inch, an isolation ring 0.005 inch wide is etched through the emitter metallizing to the insula-This ring electrically separates the emitter metaltion. lizing from the base metallizing outside the bonding (faying) diameter of the heat-pipes.

The feathered walls of the heat-pipes are joined to the emitter and collector metallizing areas of the wafer. The wick structure of the heat-pipes is cast directly against the metallizing. In this way, the working fluid in the heat-pipe is within 0.001 inch of the silicon. Since heatpipes strive to be isothermal, all of the emitters are thermally coupled together. Emitters operating at the same temperature will share their currents equally. Emitter and collector currents are conducted by the copper walls of the heat-pipes... Base current is supplied to the transistor chip through a lead sealed in the ceramic insulator connecting the two heat-pipes. Base contact is made to the metallizing outside the diameter of the isolation ring. The metallizing distributes the current around the chip and to each of the 72 emitter fingers.

The distance from the edge of the base metal to the edge of the emitter metal decreases from 4.5 mils to 1.5 mils in going from the outermost diameter to the center. This variation in width between the base and emitter contacts adds a variable ballast resistance in series with the base and compensates for the voltage drop occurring along the narrow, thin strips of base metallizing between emitters. The base ballasting equalizes the drive conditon along the length of each emitter.

The diffusion profile of the NPN bipolar, triple diffused structure is illustrated in Fig. 6. The collector and base are first simultaneously diffused into the silicon. The high voltage blocking junction is formed at the base junction. The junction's blocking capability is determined by the starting resistivity of the γ layer and its thicknesses.



Impurity Concentration, cm-3

A small additional blocking capability is gained as the depletion layer extends a short distance into the base and into the diffused collector regions. Before diffusing the emitters into the wafer, the surface concentration of the base layer is reduced by etching off approximately 1 to 2 mils of thickness from the emitter side of the wafer. The emitters are then diffused into the base. As an operation in preparation of the wafer for metallizing, a moat 1.5 mils wide and 0.5 mil. deep is etched into the silicon at the periphery of the emitter-to-base junction. The moat forces the base current deeper into the silicon rather than shunting a portion of it across the surface of the silicon which is removed by etching.

]

]

Transistors, Serial Nos. 1 to 27 were constructed using the structure which has just been described. None of these transistors would operate at near the electrical power characteristics which were the objectives of the contract. This failure to achieve the current objective was traced to a need for emitter ballasting. Evidence for emitter ballasting will be discussed in the section on infrared test results. When the design was changed to incorporate a ballast resistor, the metallizing process was simplified by creating an air gap of approximately 0.001 inch between the metals at base and emitter potentials.

The design which has been described required the development of a strong-metal insulator-metal metallizing structure. Strength was a necessity because a vacuum-tight joint had to be made between the metallizing structure and the heat-pipe. The system developed was very complex requiring many intermediate layers and will be described in the section "Metallizing Tests."

B. Final Design - Emitter Ballasting

Transcalent transistors made with an emitter ballasting resistor were able to operate at currents greater than the design objectives of the contract. The wafer geometry was not changed from that described in the initial design section.

However, the design changes which were made were, as follows:

1. The emitter and base metallizing were placed on the same plane as the thermally grown oxide covering the periphery of the emitter-base junction. 2. The ends of the heat-pipes adjacent to the silicon were closed with a molybdenum disc. The molybdenum discs were brazed into the heat-pipes at 1020°C so that the copper wick could be sintered at nearly as high a temperature. The high temperature sintering of the wick increased its strength and the thermal conductivity of the wick. There are presently no alloying elements (in the wick) which may degrade the thermal conductivity of the copper. A photograph of the sintered wick is shown in Fig. 7.

Closing the end of the heat-pipe at this stage of assembly eliminates the need to make a vacuum-tight joint of the heat-pipe to the silicon wafer.

3. A ballast resistor was added to the assembly between the 72 paralleled emitters on the wafer and the molybdenum disc closing the end of heat-pipe. The ballast resistor was made from a silicon wafer of 1 ohm-cm resistivity, 0.006 inch thick. Phosphorus was diffused into both sides of the ballast wafer for making ohmic contact to the silicon. The resistance of the ballast is controlled by the depth of the diffusion of these contacts.

On the transistor side of the wafer, mesas 1.5 mil. high are formed by etching. The top area of the mesas is the same as the metallizing on the emitters of the *transistor wafer*. The ballasts are metallized on both sides, using the same tungsten metallizing employed on the transistor wafers. On the mesa side of the resistor, the metal is removed from the area between the mesas.

Approximately 1/2 mil. of gold plating is deposited on top of each mesa by pulse plating. The gold is added to make a soft contact to the transistor wafer. The ballast resistor was cut from wafer at an angle and at a diameter equal to the contact pattern so that the ends of the contacts could be seen from the opposite side of the wafer.

The electrical resistance of two ballast resistors versus temperature are illustrated in Fig. 8. The resistors have a positive coefficient of resistance up to 310° C. If one emitter tries to conduct more current than the other emitter fingers, it and the region of the ballast resistor in contact with it will become hotter because of resistive heating.



Fig. 7: Photograph of the sintered wick structure 100 magnification





The resistive heating of the ballast will limit the current in the hot region and force the current to the other emitters which are cooler. The difference in the two ballast resistors which are plotted is the result of different diffusion depths of the ohmic contact.

Before assembling the device, a molybdenum ring 1.050 inches in diameter, with a cross-section of 0.075 x 0.015 inch, is soldered to the base contact of the transistor wafer. This ring better distributes the base current around the wafer than the thin metallizing layer.

The transistor wafer and the ballast resistor are assembled using the equipment illustrated in Fig. 9. The transistor is placed on the stage in the center of the micropositioner while the ballast wafer is placed in the center of the plate held in the operator's hand. Both wafers are held in place by vacuum. The plate is assembled on top of the micropositioner with mica insulation between the joining surfaces so that the subassembly can be electrically tested during the assembly. The micropositioner has x, y and rotational movements for aligning the ballast wafer with the transistor wafer. Movement of the transistor wafer can be observed through the microscope and the holes in the plate. When the ends of the contact fingers are aligned with the emitters, the transistor wafer is raised to contact ballast resistor. •A few carefully placed dabs of silicone rubber at the edge of the ballast wafer joins the wafers together for further handling.

The wafer subassembly is placed between the lapped flat ends of the heat-pipes. In some assemblies in which gold plating was not used in between the two wafers, silver pads were placed between the wafers and the heat-pipes. The pads were annealed so that they were soft and could deform to the contour of the heatpipes when the heat-pipes were pressing against them and the wafer.

When gold plating was used, it was felt that the ductile gold would deform sufficiently to insure good thermal contact to the silicon, and that the silver pads only increased the number of mechanical contact surfaces in the assembly. The final assembly is made in the fixture shown in Fig. 10. Belleville springs are placed beneath the nuts at the top plate. Gauge blocks are



0

1

[]

0

[]

Fig. 9 Micropositioner used to position the ballast resistor with respect to the transistor wafer.



Fig. 10 Fixture for Clamping the Transistor while it is Welded

used to observe the deflection of the Belleville springs as the nuts are tightened. Tightening of the nuts is stopped when the loading on the emitters of the transistor wafer is 1000 pounds per square inch. The weld ring is then slipped into position between the heat-pipes and welded to each of the flanges attached to the heat-pipes. When the fixture is removed, the tensile forces in the threaded rods clamping the wafers are transferred to the weld ring. A photograph with cutaway cross-section of the emitter heat-pipe and the ballast wafer is shown in Fig. 11. Shown in the photograph are 18 emitters not covered by the ballast resistor; the ring for spreading the base current around the wafer, the base lead wire; the molybdenum disc at the end of the emitter heatpipe; the wick and webs feeding the center of the evaporator; the ceramic-to-metal seal assembly, and the fins attached to the heat-pipe.

C. Metallizing Tests

To build the metal-insulator-metal structure, a number of metallizing tests were tried. The first group of tests employed chemical vapor deposited (CVD) tungsten on an evaporated layer of palladium for base metallizing; both sputtered and CVD silicon dioxide as the insulator; CVD polysilicon and evaporated layers of palladium and finally CVD tungsten for the emitter metallizing. The resistance between the two conductive layers was greater than 40,000 ohms but neither the perfection of the surfaces nor the strength of bonds was sufficient to make a vacuum-tight joint between the heat-pipes and the silicon.

Silicon nitride was substituted for the silicon dioxide in one series of tests but edge definition of the base metallization was too poor to be useful. In this test, the lack of adherence of CVD tungsten to the silicon nitride was used to define the base metal pattern.

An attempt was also made to use silicides for the base metallization but the adherence of the CVD tungsten to it was poor.

The most successful metallizing scheme was one in which the sequence of the layers was always silicon dioxide, silicon, palladium, tungsten, nickel in either a forward or reverse sequence through the list of materials. To use this principle in fabricating a wafer first involved growing a thermal silicon oxide and depositing polysilicon on top of it. Base contact was made by evaporating palladium, CVD tungsten, and evaporating palladium in windows etched in the oxide and polysilicon layers. A reverse



-

Fig. 11 Cut-away cross-section of the emitter heat-pipe and the ballast resistor.

mask was then used to remove the metals and the ploysilicon from all of the areas but the base contact area. After this etch, silicon dioxide covered the emitters, the lightly pdoped neighboring areas and the three metal layers over the base contact area. Next, polysilicon, silicon dioxide, and polysilicon were vapor deposited on the wafer. The first layer of polysilicon to be deposited is a common neighbor to both the silicon dioxide and palladium in the list of materials. To make contacts to the emitters, windows are etched open through the alternating layers of polysilicon and oxide and then palladium, tungsten and nickel are deposited on the wafer.

The last deposition sequence is also done on the collector side of the wafer. To separate the base metallizing from the emitter, an isolation ring is etched thru the last three layers of metals to the insulating layer. A number of wafers were processed through this sequence of operations successfully but this metallization process was abandoned because it did not seem to be economically feasible.

One device which used this metallizing system developed a short between emitter and base after the heat-pipes were processed. It is believed that water from the wick entered a pin hole in the metallizing which is in contact with it.

D. Infrared Radiation Test

A few transistor wafers were probe tested and their operation observed through the use of a silicon vidicon camera that was sensitive in the near infrared end of the spectrum. The radiation was observed on a television monitor. Photographs depicting the results are shown in Fig. 12 to 14. Contact was made to a multiple number of emitters by two techniques: 1. By pressing a copper ring against the emitters which were raised slightly higher than the plane of the base by plating, and 2. By making wire bonds to the emitters and bridging the base metallization.

The photographs show the following:

- Most of the current is injected into the transistor structure at points of mechanical contact to the emitter.
- 2. If a low ohmic contact is made to an emitter, the emitter is injecting current into the base along its entire length.


Fig. 12 White light and infrared photographs of a transistor chip. Emitters joined together by wire bonding. The upper photograph is an area of the wafer as observed with white light and the lower photograph is infrared radiation observed from the same area. Note that the most intense radiation is near where the probe is making contact to one emitter.

Fig. 13a White light and infrared photograph of a transistor chip. A part of the emitter base structure of Transcalent Transistor chip viewed with an infrared camera with white light and without collector current flowing. The gray crescent shape at the right is the copper contact ring.



Fig. 13b White light and infrared photograph of a transistor chip. Same region as above viewed in darkness with an infrared camera and $I_C = 12$ amp. The brightest region is the area of greatest current injection into the emitter. Note that all of the emitters are not operative nor are their entire lengths operative.



Fig. 13c White light and infrared photograph of a transistor chip. Same region as a viewed in white light with an infrared camera and $I_c = 12$ amp.

[]



Fig. 13d White light and infrared photograph of a transistor chip. Same region as a viewed in darkness with an infrared camera with emitter base reverse bias showing that electrical contact was being made to the one emitter which was not injecting current when the junction was forward biased.



1

-

[]



Fig. 14 Infrared photographs of a transistor chip. A portion of the emitter base structure of a Transcalent Transistor chip viewed with an infrared camera in darkness with $I_c = 12$ amp. The dark band is the shadow of the copper contact ring. Not all of the emitters are injecting current.

- 3. Contact resistance between emitters varies and those emitters having the lowest contact resistance inject most of the current into the base when the emitterto-base junction is biased in the forward direction. During the test, most of the current was being conducted through five to seven of the 72 emitters even though the ring was in contact with all of the emitters.
- 4. Contact to the non-injecting emitters was confirmed by reverse biasing the emitter-to-base junction. The questionable emitter-to-base junction would avalanche at 20 volts and emit infrared light along the periphery of most emitter-to-base junctions.

It was from these tests that the importance of the following configurations were realized:

- 1. Emitter ballasting was needed to force the emitter current to be shared by all of the emitters,
- Base metallization was needed to enable the current to be injected along the entire lengths of the emitters, and
- 3. It was important to make a low resistance contact to each emitter to utilize all of the emitters in parallel or all of the silicon's area.

E. Ballast Resistor

Two emitter ballast designs were considered, one was using a lateral resistor of doped poly crystalline silicon as an intervening layer between oxide layers. A schematic sketch of this structure is shown in Figure 15a. The doped poly crystalline silicon is used to make ohmic contact to the N+ emitter.

The second system to be considered and the one adopted is a vertical ballast resistor. A sketch of this structure is shown in Figure 15b. The vertical ballast resistor was chosen for several reasons.

- It was not necessary to add value to the transistor wafer which would be an additional loss when factored by the yield of processing the ballast resistor.
- 2. The possible imperfections in the surface of a multiple layer structure would alter the local resistance of the ballast resistor.

RCA Electronic Components

Engineering Standards Industrial Tube Division | Lancaster, PA

Subject



Page

Code

Date

Super.



2 PLACE DEC. 3 PLACE DEC. BASIC DIMENSIONS up to 6" 1.02 1.005 1.010 Above 6" to 24" :.03 Above 24 1.06 :.015 Angular Dimensions 1/20

DESIGN BY	MOD	EL NO.	
DRAWN BY	A	DWG. NO.	

CHANGE ADDITION These drawings and specifications are the property of RCA Corporation, Electronic Components and shall not be re-DELETION produced or copied or used as the basis for the manufacture or sale of apparatus and or devices without permission

- 3. The resistance of polycrystalline silicon is dependent upon doping and heat treatment. Since the wafer would be subjected to a multiple number of heat treatments in processing, it was felt that it may be difficult to control the resistance of the ballast resistor.
- 4. An additional photo resist mask would have to be designed and processed for fabricating the lateral ballast resistor. The lateral ballast had one major advantage which was being sacrificed by this decision and that was, it offered a lower thermal impedance to the emitter heat-pipe.

Since the ballast resistor was to compensate for nonuniform temperature distributions, it was reasoned that the voltage drop across the resistor should be in the range of 50 to 100 millivolts. This voltage drop across the resistor compares to a change in the forward voltage drop of a junction of 2 millivolts per degree centigrade. If the fact that the voltage drop across the resistor increases with temperature is ignored, the resistor can balance a minimum temperature difference of 25 to 50° C between emitters. If the transistor is conducting 60 amperes, the resistance is V/I = 0.050 = 8.3×10^{-4} ohms, thus only 3.6 watts of power is 60

The chief material specification considered for the resistor was that it have a positive coefficient of change in electrical resistance with increasing temperature. Thus, as the resistor gets hotter by conducting locally greater currents, its local resistance increases and forces the current to areas operating cooler.

A number of materials were considered, as follows:

- 1. A metal,
- 2. A cermet-mixture of metal and glass insulator,
- 3. A suspension of metal particles in a silicone rubber, and

4. A semiconductor such as silicon.

Following are brief comments concerning each material:

If a metal were to be used for the ballast resistor, the length of the resistor would need to be very long because the specific resistance of metals is small in value. The resulting dimensions would not be suitable for the thermal design. Cermets were discarded because of the uncertainty of the knowledge of the sintered resistance in perpendicular direction of the sheet. The electrical characteristics of cermets are averaged by their packing density of discrete metal particles in the fused glass frit. The quoted electrical characteristics are a sheet measurement after sintering but the resistance of the vertical ballast resistor is a parameter perpendicular to the sheet. Thus, cermets were discarded because of the uncertainty of the knowledge of the sintered resistance in the perpendicular direction of the sheet.

The suspension of metal particles in silicone rubber had to be discarded because it was not capable of conducting a great enough current density to be useful. This was an interesting material because it had the elastic properties of rubber and would only conduct current in those areas squeezed together so that the suspended particles made electrical contact. The material remains an insulator in neighboring areas not squeezed. In assembly, it was conceived that the 72 emitters would be slightly higher than the base region of the transistor and that a thin sheet of the rubber compound be squeezed between the end of the emitter heat-pipe and the transistor wafer such that there would only be conductive paths through the rubber in regions over the tops of the emitters.

Silicon was the material selected for the ballast resistor. If the silicon has a bulk resistivity of 1 to 1.5 ohm-cm, it exhibits a positive coefficient of electrical resistance to a temperature of about 310°C. At higher temperatures the coefficient is negative, exhibiting the electrical characteristics of intrinsic silicon. However, higher temperatures would not be encountered in normal operation.

The one milliohm resistor was tailored from a silicon wafer 0.006 inch thick. The cross-section of a ballast resistor is shown in Figure 15b. Phosphorus is diffused into both sides of the ballast wafer to make ohmic contact to the silicon. Mesas of the same size as the emitters on the transistor wafer are etched into the N, N+ junction on one side and the entire wafer is metallized. The metal is etched off of the silicon in the area surrounding each mesa. A relatively heavy gold plating of 0.0005 inch thickness is deposited on top of each mesa for providing a ductile contact of low electrical resistance to each emitter when the ballast resistor is assembled to the transistor wafer.

The electrical resistance of two ballast resistors versus temperature are shown in Figure 8. The temperature dependent resistance of the ballast nearly triples over a temperature change of 300° C. The resistance of these ballasts was measured on a hot plate by employing a pulse circuit which supplied a pulse of current for 0.1 ms at a duty factor of less than 1 percent. These two resistors could not be used in subsequent devices because the gold plating diffusion bonded to the silver contacts which were used to measure their resistances. For this reason, the resistance of the ballast wafers used in devices is only measured at room temperature pricr to incorporating them in an assembly.

Section IV

TEST RESULTS

A. Early Test Results: The test results from the first transistors to be made and tested are summarized in Table 4. Devices 5 through 27 did not have a ballast wafer in the assembly of the transistor. Transistor #29 was the first device to employ an internal silicon ballast resistor. All of the devices in Table 4 failed at relatively low dissipation powers because of uneven distribution of current between the emitter fingers. The failures of devices 29 to 35 were traced to faults in the mechanical assembly of the devices not evenly distributing the current and their failures lead to the assembly techniques described in the next paragraph.

The best technique found for assembling the transistor is to gold plate the mesas on the ballast resistor with 0.0005 inch of metal, lap flat the ends of the heat-pipe, and let the collector surface of the transistor and the flat surface of the ballast wafer bear against the ends of the heat-pipes. The gold plating yields slightly under a loading of 1000 psi providing an excellent contact between the emitters and the ballast. The loading on the wafer assembly is maintained by placing the external ceramic-to-metal seal assembly of the package in tension.*

The last devices to be fabricated, Serial Nos. 55 and 56, were farther improved by having the collector of the transistor wafer soldered to the collector heat-pipe. By eliminating an internal mechanical interface, this structure lowered the thermal resistance between the junction and the collector heat-pipe. Substitution of a soft metal such as silver foil for the solder joint does not improve the thermal impedance of a mechanical joint of flat surfaces because the foil adds another interface. Quantitative results will be discussed in a following section, "Thermal Impedance."

B. Test Results with Ballasted Devices: The static test results of devices Serial Nos. 37 through 60 are summarized in Table 5. All of these Transcalent transistors were made using silicon ballast resistors. The serial number nearly indicates the sequence in which the transistors were assembled. As the serial number increases, it should be noted that the current capability of the transistor increases and the amount of power dissipated by the heatpipes, with the exception of Nos. 50 and 51. Devices 50

*US Patent No. 3978518

Table 4 Test Results of Early Transcalent Transistors

450 1000 20 47 6.5 35 121 @ 0.5 mA 880 6.5 H 40 22 6.5 230 30 46 21 First device with Si ballast wafer Al pin fins 600 @ 0.7 mA 400 @ 4.5 mA Device Serial No. 59 6.5 170 24 49 Mo bal-last & 400 @ between Au/Sn solder 4 mA wafer 280 27 21 33 H @ 0.6 mA Al pin fins 575 @ 0.3 mA 24 1000 7.2 21 36 on curve tracer @ 50 A 19.5 Al pin fins 6.6 Failed 250 330 23 33 25 40 450 260 14 001 400 1280 1.2 5 Volts times Volts Volts Units Amps. Amps. Watts $V_{CE} = 10 V$ (0 120 Hz DC) Amps. $V_{CE} = 5 V$ (single sweep of steps) operating continuously Power dissipated Parameter Ic @ peak h_{FE} $I_C \in h_{FE} = 10$ Peak hFE Notes: VEBO VCEO VCBO

0

1

Parameters						Devic	e Serial	No.					
	Units Ohm-cm	37 40	38 40	39 30	40	41	44	47	50 70	51 70	55 40	56 40	60 40
V _{CBO}	volts	810 @ 0.5 mA	730 @ 1 mA	790 @ 0.3 mA	40	860			>960	1000	740	860	990
V _{CED}	volts	440 @ 9 mA	400 @ 17 mA	460 @ 4 mA	40	460			720	690	420	520	520
VCE (sus)													
V _{EBO}	volts	17.5	16.0	10.0					22.5	17.0	12.5	17.0	16.5
Peak hre		37.8	31.0	26.6					42.8		27	38	27.5
I _C @ Peak hFE	amps.	11.0	10.0	13.5					7.0		15	15	7.5
I _C @ hFE = 10, V _{CE} = 5 V pulsed single sweep of step @ 120 Hz		74	49.5	45	74	53			25		70	65	65
$I_{C} @ h_{FE} = 10, V_{CE} = 5 V DC$ continuous dissipation	amps.	50	41	36	33	27			20	17		53	50
$I_C \oplus h_{PE} = 5.3, V_{CE} = 6 V DC$ continuous dissipation	amps.			53.5									
I _C @ h _{FE} = 7.83 V _{CE} = 6 V DC continuous dissipation	amps.		32.1										
$I_C @ h_{FE} = 6.54 V_{CE} = 7 V DC$ continuous dissipation	amps.	57											
$I_{C} @ h_{FE} = 3.5$	amps.				51.0								
Maximum power dissipated by the heat-pipes during testing	watts	453	325	336	413				300	450	126	398	523.5
Maximum continuous base current during test	amps.	7.11	7.96	10.08	14.68	7.70			7.98	7.39			13.6
VCE(sat)*	volts	0.8 @ 35 amps.	1.0 @ 39 amps.	1.0 @ 27 amps.					0.5 @ 22 amp	s	1.0 @ 55 amps	1.0 @ . 55 amps	0.4 @
$I_{c(sat)} @ V_{CE} = 1.25V*$	amps.	42	35	32					27		63	62	21.5
Max. current to which device was operated	amps.	58	52	53	51	36			35	30		150	72
Notes:		Al pin fins	Al pin fins	Al pin fins	High re tance b	sis- allast	Wafer cracked mass	**	4½ fins Ballast 0.002 g	5 E D	Ballast 0.005 Ω	Ballast 0.004 Ω	Ballas 0.001
Includes test lead drop of test c Joining exp. with Al. experiment.	ircuit.				4% fins	4% fins			4% fins	3 4½ fins	44 fins	4¼ fins	4¼ fin
					38								

Table 5 Test Results of Transcalent Transistors with Emitter Ballasting

and 51 were fabricated using crystal with a starting resistivity of 70 ohms-cm while all of the other transistors used 40 ohms-cm crystal.

By using crystal of greater resistivity, it was possible to trade off current capability for a greater voltage capability.

Transistor No. 56 was pulsed to the greatest current, 150 amperes with 300 μ s pulses. Transistor No. 60 was operated at the greatest direct current, 72 amperes. While conducting the 72 amperes, the heat-pipes were dissipating 523 watts of thermal energy.

Most of the devices exhibited an open gate collector-tobase voltage greater than 750 volts and collector-toemitter voltage greater than 400 volts. Several devices were lost in fabrication by cracking the wafers while compression loading the package and by not having all of the electrical leads of the device properly grounded during welding.

Individual test characteristics will be discussed more fully in the following sub-sections.

C. Current Gain: The current gain, h_{FE}, versus collector current, I_c, of the Transcalent transistors having silicon ballast resistors are shown in Fig. 16 to 21.

Fig. 16 compares the current gain of transistors employing crystals with different starting resistivities. The starting resistivity of the silicon crystal for transistor No. 37 was 40 ohm-cm compared to 70 ohms-cm for devices No. 50 and 51. All of the transistors have a moat 0.002 inch wide and 0.0005 inch deep etched around the periphery of each emitter-to-base junction. The etching removes the silicon of higher surface concentration in the region of the junc-This concentration would allow a portion of the tion. base current to be shunted across the surface and reduce The effect is most noticeable at base currents of hFE. less than 0.75 ampere, and probably accounts for the difference in gain of Nos. 50 and 51. No. 51 must have some mechanism for shunting a portion of the base drive to the emitter at the lower collector currents. The shunt has negligible effect at the higher collector currents.

Fig. 17 contains the plots of the current gains versus the collector currents for Transcalent transistor No. 37 at heat-pipe temperatures of 25, 60 and 100°C and with a V_{CE} of 5.0 volts. As the temperature of the device increases, the gain of the transistor decreases for currents greater than the current at the peak gain. At currents less than the current at the peak gain, the gain increases with increasing temperature. This is typical of power transistors.





Fig. 18 shows the current gain of Transcalent transistor No. 60 versus the collector current, Ic, while operating at two different conditions. The pulsed data was gathered from a Tektronix 575 curve tracer in which the base current, I_B, was increased in steps at 120 Hz and at a preset base current per step. The device was triggered once and the collector current at each step of base current was recorded photographically. A typical photographic recording of I_c vs. V_{CE} for various base currents is shown in Fig. 19. The collector current was always less if it was reached through a large number of steps of base current rather than in a few steps. This shift in values is due to heating of the silicon. The current gain for the direct current curve is also less than for a pulsed curve because of the heating of the silicon. This latter curve was determined on device #60 by operating the transistor with a collector-to-emitter voltage of 5 volts while conducting the collector current. At each data point, sufficient time was awaited to record the collector and base currents so that the silicon chip was in thermal equilibrium with the heat-pipes. Thus, when the transistor was conducting an I_C of 70 amperes with a base current, I_B of 12.17 amperes, the power dissipated by the heat-pipes was 365 watts.

Even though the heat-pipes were operating at 68° C, this amount of power heats the silicon sufficiently to slightly degrade the current gain. At V_{CE} = 7 volts, this transistor was operated at a direct current of 72 amperes while dissipating 524 watts of power from the heat-pipes. During these tests, the device was mounted in an air duct slightly larger in cross-section than the device fins and cooled by air flow at a velocity of 1550 ft. per min.

A measure of current crowding can be gained by plotting the logarithm of h_{FE} versus the logarithm of I_C at a collector voltage one volt greater than the voltage between the emitter and base. $\binom{6}{}$ This kind of data is plotted in Fig. 20 and shows an improvement trend in the assembly of devices. This slope of -1 is an ideal behavior and current crowding is indicated as a device shifts to a -2 slope. Transistors No. 37 and 41 were among the first devices capable of operating at high currents without thermal runaway and show a shift from near a -1 slope to a -2 slope. These two devices were assembled using annealed 5 mil. silver foil between the ends of the heat-pipes and the silicon wafers (transistor and ballast), with a minimum of soft metal between the emitters and the mesas on the ballast wafers. A temporary acrylic binder held the ballast wafer to the transistor wafer while the wafer assembly was being clamped between the ends of the heat-pipes. The binder was dissolved and rinsed away with acetone prior to welding. Experience indicates that some of

(6) J. Olmstead, W. Einthoren, S. Ponczak & P. Kannam "High-Level Current Gain in Bipolar Power Transistors", <u>RCA</u> Review, June 1971, p. 221-246.



the second second second second second





VCE

Fig. 19 Gain curves for Transcalent transistor No. 60. The scales are 1 volt/div. horizontal, 10 amp/ div. vertical and a base drive of 1 amp/step. The zero current line was lost by the camera so that the first full trace at a base drive of 1 ampere is 32 amperes. The maximum current is 86 amperes at 5.4 volts.



dissolved binder gets in between the metallizing on the emitter and the ballast and is not rinsed away completely.

Transistors 50, 51 and 60 were assembled without silver foil pads between the heat-pipes and the silicon wafers, however, to provide a malleable interface, one half mil. of gold was plated onto the contact fingers of the ballast resistor. The elimination of the foil removes two mechanical interfaces from the assembly. Silicon rubber was also substituted for the acrylic binder. The current crowding characteristics of these three devices was less than for transistors No. 41 and 37. The negative slope of the ratio $\Delta \log h_{\rm FE}/\Delta \log I_{\rm C}$ of the devices tested are are tabulated in Table 6.

Fig. 21 shows the gain curve of transistor No. 56 versus the collector current. The uppermost curve in the figure is pulse data at 4 Hz. The pulses were 300 μ s long so that there was a minimum heating of the silicon junction. A peak current of 150 amperes was reached during this test. The middle curve is the DC gain curve degraded by thermal heating of the silicon. The lowest curve is the gain curve holding the collector-to-emitter voltage one volt greater than the base-to-emitter voltage.

D. Cut-Off Frequency

Transistors Nos. 23, 24 and 27 were operated sinusoidally into a resistive load at varying frequencies. The results for devices 24 and 27 are plotted in Fig. 22. If the data is extrapolated to a gain of one, the cut-off frequency, f_t , for the Transcalent transistor is 230 KHz compared to a design objective of 4 KHz. Transistor No. 24 could not be operated at any higher frequency than 30 KHz without the characteristic becoming unstable as though it was entering a thermal runaway condition.

During these tests, calorimetric measurements were made of the division of heat between the emitter and collector heatpipes. The test results indicated that approximately 45 percent of the heat is dissipated by the emitter heat-pipe and 55 percent by the collector heat-pipe. These results are for devices made without an internal ballast resistor and more detailed results will be discussed in the section, "Thermal Impedance." Slope of the Gain Curves in Figure 20

Table 6

0

[]

[]

Device No.	$\Delta \log h_{FE}/\Delta \log I_{C}$
37	-1.47
38	-1.36
39	-1.20
41	-1.20
50	-0.862
51	-0.845
56	-1.01
60	-1.01





E. Turn-On Turn-Off Times

The turn-on and turn-off times were measured in several different facilities using a number of devices. The first measurement of the switching time for Transcalent transistors was done at the RCA Somerville, NJ, plant by employing the circuit in Fig. 23 for devices No. 37 and 39. The devices were pulsed up to a collector current of 30 amperes for 20 μ s with a base drive of 3 amperes. The base drive was sufficient to drive the transistors into full saturation. During turn-off the base was driven to 3 amperes negative. The test frequency was 200 Hz so that the duty was low and the junction was always in near thermal equilibrium with the ambient temperature. Data was gathered at ambient temperatures of 25, 65 and 100°C.

The data is tabulated in Table 7. The turn-on time is the sum of the delay time and rise time and ranges from $1.18 \ \mu s$ to $1.83 \ \mu s$, depending on the device and the temperature. The delay time is the time from when the base current is 10 percent of its full value to when the collector current is 10 percent of its full value, and is nearly independent of the temperature. The rise time is the time for the collector current to rise from 10% to 90% of its full value. The rise time, the greatest share of the turn-on time, increases with temperature.

The turn-off time is the sum of the storage and fall times and ranged from 1.53 μ s to 2.17 μ s. The greatest part of the turn-off time is the storage time which was independent of temperature. The storage time is the elapsed time from when the base current has fallen to 90% of its full value to when the collector current has fallen to 90% of its full value. The fall time is the time for the collector current to decrease from 90% to 10% of its full value. The fall time increased 65% as the ambient temperature rose from 25 to 100°C.

The (measured) switching times are well within the contract specification of less than 5 μs turn-on time and less than 10 μs turn-off time.

Through the courtesy of Bell Laboratories, Whippany, NJ, the switching characteristics of Transcalent transistors Nos. 50 and 60 were measured. The results are tabulated in Table 8 along with oscilloscope traces of two of the tests, shown in Fig. 24a and b.

Transistor No. 50 employed the high resistivity crystal which traded off current for voltage in its ratings and, therefore, was operable only to an I_C of 30 amperes. From the data it was concluded that the use of higher resistivity crystal had little effect on the switching time.



Table 7

Summary of RCA Switching Test Results

Transcalent Transistor No. 37	Heat Pipe Temperature (^O C) 25	Delay Time td (µs) 0.18	Rise Time tr (µs) 1.00	Turn-On Time td+tr (µs) 1.18	Storage Time ts (µs) 1.50	Fall Time tf (µs) 0.47	Turn- Tim ts+t (µs (µs 1.9
	65	0.20	1.10	1.30	1.45	0.64	7
	100	0.20-1/2	1.28	1.48	1.45	0.72	2
39	25	0.21	1.08	1.28	1.06	0.47	L
	65	0.21	1.36	1.57	1.05	0.66	.I.
	100	0.23	1.60	1.83	1.05	0.76	1

0 IJ [] [] []

Table 8

Summary of Bell Laboratory Switching Test Results

Rep. Rate (pps)	011		25	100
Pulse Length (µs)	22		60	25
h _{FE} (times)	3.8		7.5	7.5
V _{cc}	50		105	105
-Ib (amp)	ω		80	80
(durb)	ω		8	œ
Ic (AMP)	30		60	60
toff (us)	2.3		2.1	2.5
ton (us)	0.7		0.7	
tf (µs)	0.6		0.5	0.9
ts (µs)	1.7		1.6	1.6
tr (jus)	0.6		9.0	
td (µs)	0.1		0.1	
Temp.	<u>DEVICE #50</u> 30	DEVICE #60	30	011



100 Hz 30°C

 $I_{c} = 60 A$

 $I_c = 10 \text{ amp/div.}$

 $I_{\rm b} = 5 \, {\rm amp/div.}$

V_{CE(SAT)} 1 v/div.

 $t = 5 \mu sec/div.$

 $T_{C} = 125^{\circ}C$ $I_{C} = 50 A$ $I_{B} = 10 A 2 A/div.$ $V_{CE} = 4, 3 \& 2\frac{1}{2} V$ $t = 5 \mu s/div.$





In both photographs the collector current trace originates at the zero line, lower left corner, rises and falls rapidly, 10 amp/div., forming the broad square wave pulse with the rounded corners. The parabolically falling curve is the $V_{\rm CE}$ voltage drop across the transistor. Zero voltage is at the bottom line of the reticle. Zero base drive is the curve that is off-set 3 div. from the bottom line of the reticle on the right side. In the upper photograph at 125°C, the positive base drive trace is at the top of the photograph and swings negative off the bottom of the photograph. In the lower photograph, both traces of the positive and negative base drive taxe base drive current are evident.

Transistor No. 60 was operated at collector currents up to 60 amperes. The major difference between these test results and those reported in Table 7 is that the storage time is greater. The greater storage time is due to the greater collector current density in these tests. Even though transistor No. 50 was operated at 30 amperes, the same current as devices No. 37 and 39, it was being operated nearer to its maximum current capability.

F. Second Breakdown Tests

The Transcalent transistor was investigated for its safe operating area in the high power region. Limitations for low voltage, high current and for high voltage, very low currents were easily determined by the use of the Tektronix type 576/ 176 curve tracer and through D.C. testing. However, to submit the device to a maximum stress of high voltage, for known pulse durations, high current control requires special circuitry to prevent destruction of the device under test. This is especially critical when the device operation is carried well into the second-breakdown current area.

A pulsed test circuit, designed for 350 volts and 26 amperes with adjustable pulse widths from ten microseconds to one second, was constructed to test the Transcalent devices to these levels. The original design⁽⁷⁾ of this test equipment was for a smaller device but it was felt its capacity would cover critical voltage and current areas. Also since it was anticipated that there may be failures, the decision was made to test the transistor and its ballast wafer in the demountable heat-pipe cooled assembly illustrated in Fig. 25.

The detection circuit utilized in the test equipment that samples the collector-to-emitter voltage of the device under test was tested to determine its speed and sensitivity. It measured +3 volts at 175 nanoseconds, a satisfactory value. Thus, when the device under test is driven into saturation, the emitter voltage must remain three volts below the collector voltage. If the emitter voltage suddenly increases, as in a failure or at the beginning of a current-second breakdown, the detection circuit is activated and the drive to the pass transistors is removed. The detection circuit is gated on only during the current pulse since stored charge in the device under test and a base turn-off diode could cause a false indication at the end of the pulse. A further feature is that the detection circuit is D.C. coupled to accommodate slow changing conditions, for example, in a long pulse gradual failure mode.

(7) R. B. Jarland R. Kumbatoric, "A Test Set for Nondestructive Safe Area Measurements Under High-Voltage, High Current Conditions", AN-6145 RCA Power Transistors Selection Guide/Data/Application Notes 1975, SSD-204C pp. 797-804





The inital check-out of the equipment included testing an RCA type 2N5240 transistor which is the device used in the pass transistor test section of the test equipment itself. The results were very gratifying in that the performance was slightly better than the published data for pulse widths of 18,200 and 1000 milliseconds.

Testing proceeded with the demountable Transcalent test fixture, Fig. 25, utilizing pre-processed heat sinks (heatpipes) that allowed for bolting the transistor wafer and ballast resistor between the collector and emitter heatpipes. Four wafers, identified as #101, #104, #105 and 107, were tested using these demountable heat sinks.

Data was recorded predominately at 100 μsec , 18 msec, and 1000 msec pulse widths.

Data was repeatable when using the same device but the spread of data at short pulses (100 μ sec) was more from device to device than at longer pulses. The composite data for the four devices is shown in Fig. 26. The data is averaged to the worst case device and is, therefore, somewhat conservative. It should be noted that the interval between test pulses was maintained at approximately thirty seconds for the short pulses to two minutes for the long pulses. No forced air cooling was used during these tests and a low duty factor was maintained to prevent elevated junction temperatures.

In Figure 27 is a summary of all test data, defining the safe operating area for the Transcalent transistor.

G. Power Switching Test

In all of the characterizing tests which have been described in the earlier parts of this report, the transistor was tested either at a high current, a high voltage, a low frequency or a very low duty. The test parameters do not simultaneously subject the transistor to the stresses encountered in a high current, high voltage switching application. In a switching application, the current and voltage wave forms must cross each other in time, the transistor must operate at high frequencies and at the same time, dissipate the heat losses in the silicon. To test the Transcalent transistor in a switching application, the circuit shown in Fig. 28 was constructed. The Transcalent transistor was used to switch the power from a 440 volts, 25 amperes D.C. power supply into the 7.5 ohms resistive load. To obtain greater test currents, 60 amperes at a 10 percent duty, the switching transistor and the load were shunted by a 3,300 μf capacitor. The base of the T.U.T. was negatively biased and switched positively through the 500 µf capacitor.

100.0 I_c, Collector Current, Amperes 18 ms DC 100µs 5 ms 1.0. 0.1-10.0 100.0 1 1000.0 $\mathbf{V}_{\text{CE}},$ Collector-to-Emitter Voltage, Volts

Fig. 26 Summary of Second Breakdown Current Test Results





Fig.28 High Current Switching Test Circuit

Transistors Nos. 50 and 60 were tested in the circuit described. Transistor No. 50 was a high voltage, $V_{\rm CEO}$ = 720 v, lower current 35 amperes Transcalent transistor using the high resistivity starting crystal while No. 60 was a lower voltage, $V_{\rm CEO}$ = 520 v, high current, 60 amperes Transcalent transistor using the lower resistivity starting crystal, as described previously.

Transistor No. 50 was operated up to a frequency of 20 KHz while switching 35 amperes into the load from a power supply voltage of 290 volts. Photographs of the leading and trailing edges of the pulse are shown in Fig. 29 a, b, and c. The rise time is $0.75 \ \mu$ s, the fall time 1.4 μ s and the storage time 4.0 μ s. (The fall time and storage time would have been less but the transistor was only being turned off with a negative base drive of about two amperes. In Fig. 30 is plotted the power dissipated in the silicon while switching 35 amperes at 270 vand a rate of 10 KHz. Most of the power is dissipated when the transistor turns off, a lesser amount of power while turning on and very little power during conduction and blocking.

Similar switching data is shown in Fig. 31 a, b, c, and d and Fig. 32 for Transcalent Transistor No. 60. The test was conducted at 60 amperes, 400 volts, a switching frequency of 5 KHz and a duty of 10 percent. The turn-on time was .8 μ s, the storage time 4.5 μ s and the fall time .8 μ s. The base drive turning the transistor on was 11 amperes and 4.4 turning it off. A negative drive equal to the drive turning the transistor on would have speeded up the turn-off but a larger power supply was not available. The power losses during switching are summarized in Fig. 32. The peak dissipation during turn-off is 8700 watts. Thus, the power loss during conduction is minimal if the transistor is driven into full saturation. In Fig. 31 b, the saturation voltage drop is a minimum 0.8 volt which means that 48 watts are the losses in the silicon at that instance. An SCR would have had much greater losses and would not have been able to switch as rapidly. With these tests, it was demonstrated that the Transcalent transistor could switch up to 24 kW of power.

H. Transit Thermal Analysis

As an aid to design of the RCA Transcalent devices, Dr. Russell Eaton, III of MERADCOM developed a thermodynamic analytical computer model for predicting the time dependent temperature distributions in a Transcalent device consisting of a silicon chip and the contiguous wick structures. The model, which is based on four important assumptions for a simplified device geometry and constant material properties,



Fig. 29a Turn-on characteristics of Transcalent Transistor No. 50 switching 35 A from 290 Vdc at 20 KHz. The upper curve starting on the left and falling is the V_{CE} voltage trace. The other curve is the current trace. The vertical scales are 50 V/div. and 5A/ div. The horizontal scale is 0.5 µs/div.



Fig. 29b Turn-off characteristics of Transcalent Transistor No. 50 switching 35 A at 285 V and at 20 KHz. The falling curve on the left is the current trace and the rising curve is the voltage trace. The time base is 0.5 µs/div.


Fig. 29c Turn-off characteristics of Transcalent Transistor No. 50 switching 35 A at 285 V and 20 KHz. The traces are the collector and base current. The lower curve starting at the left is the base drive. The time difference between the two curves is due to storage of carriers in the transistor. The vertical scales are: collector current: 5 A/div; base current; 2 A/div. and the time base is 1 μ s/ div.





Turn-on characteristics of Transcalent Transistor Fig. 3la No. 60 switching 60 A from 400 Vdc. The upper trace on the left is V_{CE} = 400 V and the upper on the right is $i_c = 60$ A. The zero voltage and current reference is the solid line at the bottom. The horizontal scale is 0.5 µs/div. and the vertical scales are 100 v/div. and 10 A/div, respectively.



Fig. 31b The saturation voltage drop across Transcalent Transistor No. 60 is evident in this expanded trace while conducting 60 A. The nearly horizontal trace at the top is ic and the lowest trace is VCE(sat). The horizontal trace is 2.0 µs/div. and the vertical scales are 0.5 v/div. and 10 A/div. The zero ref. is the bottom solid line.



Fig. 31c

The turn-off characteristics of Transcalent No. 60. The uppermost trace is $i_c = 60$ A and lower curve is $\pm i_B$. The horizontal scale is 1.0 $\mu s/div$. and the vertical scales are 4 A/div. for iB and 10 A/div. for ic. The zero reference is the second solid line from the bottom.



Fig. 31d Fall time characteristics of Transcalent Transistor No. 60. The uppermost curve, starting on the left, is the current trace. The lower curve, starting on the left and rising, is the voltage between the collector and the emitter. The vertical current scale is 10 A/div., the vertical voltage scale is 100 v/div. with their zero values being the solid line at the bottom of the photograph. The time scale is 0.5 µs/div.



has been used to solve the Poisson and LaPlace heat flux equations exactly for a variety of operating conditions.⁽⁸⁾ The assumptions are, as follows:

- 1) One-dimensional (axial) heat flow,
- 2) Spatially uniform dissipation in the silicon chip,
- Constant material properties over the operating temperature range, i.e., isotropic; and
- 4) Ideal heat-pipe conditions (infinite heat-sink).

The first assumption is that of a composite, cylindrical edge solid with essentially adiabatic walls surrounding the cylinder. Thus the heat flux flows only along the normal to an isothermal surface in the solid towards the lower temperature region of the heat-sink. This assumption is believed valid because the diameter-to-thickness ratio of the model is about 10 and there is no provision for the heat-sinking or removal of the heat from the cylindrical edges.

The second assumption applies to the dissipation in the silicon chip due to both ohmic and recombination losses.

The third assumption applies specifically to a constant mass density, ρ ; a constant specific heat at constant volume, c; and a constant thermal conductivity, κ , over the operating temperature range in each region of the model. Actually, the diffusivity (or Thermometric Conductivity), K, is used in the computer program because K measures the change in temperature produced in a unit volume by the quantity of heat which flows in a unit time through a unit area of a unit thickness with a unit temperature difference between the isothermal faces of a solid layer. K is related to κ by the following equation:

$$K = \frac{\kappa}{\rho c} \tag{1}$$

The fourth assumption is that the temperature is a constant in the heat-pipe that contacts the outer end of the composite solid, and this pipe is at a temperature lower than any plane in the solid.

The model is sub-divided into two regions. One consists of one-half of the silicon chip (for double-sided cooling) from the plane of symmetry at the center of the chip to the wick structure on one side. This length of Region I along the x-axis is identified as "a." The second region consists of the wick structure, terminated by the heat-pipe. Region II is also along the x-axis for a length of (l-a). Power pulses (of the worst case rectangular wave shape) of varying

(8)_{H.} S. Carslaw and J. C. Jaeger "Conduction of Heat in Solids" University Press, Oxford, Great Britain 1948 duty factors provide the source term in Region I. This source term is a function of time, t, only.

The basic equations include the one-dimensional diffusion equations for each region of the model. For each of the two regions the differential equations for the diffusion of the heat flux are, as follows:

$$\nabla_{\mathbf{I} \mathbf{I}}^{2} \mathbf{T}(\mathbf{x}, t) = \rho_{\mathbf{I}} \frac{c_{\mathbf{I}}}{\kappa_{\mathbf{I}}} \left[\frac{\partial^{\mathbf{T}} \mathbf{I}(\mathbf{x}, t)}{\partial t} \right] \frac{-\mathbf{A}}{\kappa_{\mathbf{I}}}$$
(2)

where:

ce: T is the temperature in ^OC,

- x is the distance in centimeters from the plane of symmetry in the range of 0<x<a,</p>
 - t is the time in seconds from the application of the power source,
 - I is the subscript that denotes the values of each parameter in Region I, and
 - A is the heat source term per unit time per unit volume.

_∇ 2	т	(x,t)	= ρ	cII	[a ^T II (x,t)]	(.
II	II II	II	KII	- Ət		

where: II is the subscript that denotes the values in Region II and

x is the range of a <x<l.

Note that there is no source term in Region II.

The following boundary conditions are applied to (2) and (3):

- @ x = 0; grad_IT_I(0,t) = 0; since the central isothermal plane divides the heat flux flowing to each heat-pipe and can thus be treated as a perfect insulator.
- @ x = a; kIgradITI(a,t) = kIIgradIITI(a,t); the Lorentz conductivity equation for the conservation of energy constraint of continuous flux.
- @ x = a; T_I(a,t) = T_{II}(a,t); the continuity of temperature constraint.

@ x = l; T_{II}(l,t) = Constant = 0^oC; the assumed ambient condition of the infinite heat sink.

Solutions of (2) and (3) involve the use of Laplace Transforms to reduce the partial differential equations to ordinary differential equations and the inverse transforms which lead to convolution integrals. The resulting Transcendental equations for the temperatures are extremely complicated, thus, the details of these solutions have been omitted from this report to allow adequate space for both the empirical and the experimental results.

The solutions have been converted into a graphical digital computer code, which is programmed to run on a MERADCOM minicomputer system consisting of a PDP 15/76 and a Tek. 4010 graphics terminal. An overlay system permits the code, which consists of the main program and sub-routines, to be run on the minicomputer system even though the entire code is too large to fit into the memory core of the computer (limited to 16K at one time). This code permits the designers to vary interactively the geometry of the device and the wick, as well as the frequency of the maximum amplitude of the power pulse. When the results are presented graphically, the designers can observe the effects these variables have upon the transient and equilibrium thermal behavior of the modeled devices.

As an option, the user can select any device isothermal plane between the center of the silicon and the heat-pipe to display the temperature as a function of the time after turn-on. The computed results are also available to the user in tabular form. This code has provided the designers of the Transcalent devices with an important tool for quickly determining the effects that their design choices have upon the thermal behavior of the design variables. Other applications at different power levels can also be evaluated prior to operation of the device in a new circuit. Reliable operation at safe temperatures can thus be predicted or verified in advance of the circuit fabrication. A few of the case studies and their results are described in the following paragraphs.

In Fig. 33 are plotted the computed junction temperatures of Transcalent transistor No. 60 dissipating a record 523 watts. The two curves are for different areas, the emitter and the collector areas. Note that much better cooling was predicted on the collector side resulting from the larger area in contact with the heat-pipe. On the emitter side, only the area of the emitter finger contacting mesas (of the ballast resistor) was assumed. The boundary condition of the same temperature at the junction will result in the temperature of the actual operating device to fall between the two curves.



In Figures 34 and 35 are plotted the computed junction temperatures for 2 μ s pulses, 5000 pps, 6000 watts peak dissipation for the emitter and collector areas, respectively. These two graphs simulate the 60 amperes, 400 volts, 24 KW power switching service described in the previous section of this report. The pulse duration of 2 μ s simulates the intervals of highest dissipation (4,300 and 8,700 watt peaks in Fig. 32) at the leading and trailing edges of the 18 μ s pulse. An approximate average dissipation of the two peaks (6,000 watts) was used for computation. Note no apparent temperature rise problem exists, even in the small emitter area case. A maximum temperature rise of 13°C above the heat-pipe ambient is obviously very safe.

The smallest area (emitter) case was further analyzed at 10,000 and 20,000 pulses per second. The maximum temperature rise at 20,000 pps is 51°C, which added to a 50°C ambient is a relatively safe junction temperature of 101°C. Also, thermal equilibrium occurs in the relatively short time of 200 milliseconds.

In Fig. 36 are plotted the computed junction temperature for 2 μ sec pulses, 6000 watts peak for the emitter area of the transistor. The curves simulate the transistor operating at 5, 10, and 20 KHz. The worst case junction temperature rise of 51 C above the heat-pipe ambient is a safe junction temperature.

In Fig. 37 are plotted the computed junction temperatures for 100 μ s pulses, 100 pps, 24,000 watts peak for the emitter area. A single pulse produces a temperature rise of 54°C reaching an equilibrium temperature excursion of 47 to 112°C as a result of each pulse. A thermal fatigue life test would be needed to evaluate the effects of a 65°C temperature cycle on the integrity of the device. At a 0.01 duty, there is only 240 watts being dissipated by the package.

I. Thermal Impedance

The thermal impedance of the Transcalent transistor was measured using the circuit in Fig. 38. The operation of the test circuit is the same as that recommended in Electronic Industries Association publication RS-313B. The circuit is divided into two parts, a heating circuit and a measuring circuit with the transistor under test switched between the two circuits at a rate of 4 Hz. The thermal impedance, $R_{\rm eJC}$, is determined by measuring the junction temperature, $T_{\rm J}$, the external temperature of the heat-pipe, $T_{\rm C}$, and the heating power, P, and is calculated using the equation:









T



$$R_{\theta_{J-C}} \approx \frac{T_{J} - T_{C}}{P}$$

The junction temperature is interpolated from a calibration curve of the base-to-emitter forward voltage drop, $V_{\rm BE}$, at a collector current of 0.5 ampere vs. the equilibrium temperature of the transistor.

During the measuring half cycle, $V_{\rm BE}$, is extrapolated back to the instant of switching to determine the junction temperature while the transistor is conducting the heating current.

The case temperature is measured by pressing a thermocouple against the external wall of the heat-pipe. Care must be exercised in measuring T_c so that the junction of the thermocouple is being pressed against the heat-pipe and not against a portion of the fin that is epoxied onto the heat-pipe or the case temperature will be erroneous. The power dissipated in the device is calculated from the sums of the products of the collector current times the voltage drop across the device V_{ce} and the base current I_b times the voltage drop V_{BE} . This sum is multiplied by the duty factor to determine the average heating power.

The test circuit in Fig.38 differs from that in RS-313B in that an NPN transistor Q_1 was used to ground the heating base drive rather than a PNP transistor grounding the collector current while the test transistor was conducting the measuring current. A PNP transistor of high enough current could not be found.

The measuring current is proportional to the voltage drop across the one ohm resistor shunting the two diodes in series. At 0.5 ampere, the forward voltage drop of the two diodes is great enough that all of the current flows through the resistor. During the heating half cycle, most of the current is conducted by the diodes at a slightly greater voltage than was across the resistor during the measuring portion of the cycle. This avoids over dissipation in the one ohm resistor.

The thermal resistance data is summarized in Figures 39 and 40. In Figure 39 is the thermal impedance between the junction and case versus the input power with the cooling air moving across the fins at three different velocities. The data is the average of three devices 50, 51 and 60 which were assembled by clamping the ballast and transistor wafers between the heat-pipes.





the J15492 Transcalent Transistor.

A result

-

]]

Thermal Impedance, R0J-A, ^OC/Watt

Note that the thermal resistance decreases with increasing amounts of power. As the power being dissipated increases, there are more molecules of water being evaporated from the wick nearest the silicon, and in turn increasing the operating temperature and pressure of the heat-pipe. The asymtotic value of 0.25°C/watt is the thermal resistance through all of the solid materials and mechanical interfaces between the junction and external surface of the heat-pipe. In these experiments, in which the transistor wafer was not soldered to the collector heat-pipe, the two heat-pipes operated at nearly the same temperature.

Fig. 41 shows the rise in junction and case temperatures versus the power dissipated. It should be noted that while a Transcalent transistor thermal impedance exhibits a negative slope with increasing power that the temperatures used in computing the thermal resistance values are always rising with increasing increments of power.

In Fig.40 is a summary of the thermal impedance results for devices No. 55 and 56 which were assembled by soldering the transistor wafer to the collector heat-pipe. There are several noticeable differences from the results discussed in the preceding paragraph. The heat-pipes do not operate at the same temperature and, therefore, the thermal impedances of the emitter and collector heat-pipes are different. The thermal impedance of the soldered joint to the collector heat-pipe is less than the mechanical joint to the emitter heat-pipe. In fact, the thermal impedance of the emitter heat is nearly the same as that reported for a clamped assembly, Fig. 39. The slope of the thermal resistance curve for the emitter heat-pipe is not as great as that in Fig. 39 because it is in parallel with the collector heat-pipe whose thermal resistance has been markedly improved. The thermal resistance for the transistor is, therefore, the average curve for the two heat-pipes in parallel. In the upper half of Fig. 40 are plotted the thermal impedances between the junction and the ambient air at 25°C with three different air velocities.

A theoretical estimate of thermal impedance was calculated assuming that all of the heat was generated in the center of the transistor wafer. The cross-sectional area for heat flowing from the transistor wafer to the emitter heat-pipe was chosen as the emitter area of 1.064 cm². The crosssectional area for the heat flowing through the ballast wafer was assumed to be twice the emitter area. On the collector side of the transistor wafer, the area for heat transfer was assumed to be just the area beneath the emitter diameter. The actual areas were used to calculate the heat transfer through all other parts of the assembly. The thicknesses and temperature gradients through each part are summarized in Table 9.



Temperature Rise of Junction and Case versus Power for Transcalent Transistor with 10 4% inch Diameter Fins and Clamped Assembly

Thicknesses and Temperature Gradient through Each Material of Construction TABLE 9

[]

[]

3.12x10⁻³Q_C 2.08×10⁻²QC 1.14x10⁻³QC 2.7 ×10⁻⁵QC 4.9x10⁻⁵QC 1.3x10⁻²0_C Temp. Grad. 2.0x10-40c 4.0x10-40C Collector Side 3.5x10⁻³in 3.12x10⁻³Q_E 3.5x10⁻³in. 5.9×10⁻⁵ Thickness 5.9x10⁻⁵ 6.2x10⁻² 4.2x10-2 5x10⁻² 3x10⁻² 5x10⁻⁴ 1.53x10⁻⁴Q_E 2.08x10⁻²0_E Temp. Grad. 8.44x10⁻⁵QE 2.16x10⁻²Q_E 4.03x10⁻⁴QE 6.27x10⁻³QE 5.02x10⁻⁵QE 1.53x10⁻⁴QE 4.18x10⁻³QE 2.77×10⁻⁵QE 8.44×10⁻⁵QE 2.0x10⁻⁴QE 4x10⁻⁴QE Emitter Side Thickness 5.9x10-5 6.2x10⁻² 5.9x10⁻⁵ 4.2x10⁻² 1.5x10⁻³ 5.9x10⁻⁵ 5.9x10⁻⁵ 5.9x10⁻⁴ 4.5x10⁻³ 5.9x10⁻⁵ 5x10⁻⁴ 5x10⁻² 5x10⁻² Center of transistor to emitter or collector Part Description Tungsten metallizing Tungsten metallizing Tungsten metallizing Nic sel metallizing Nickel metallizing Nickel metallizing Gold metallizing Molybdenum disc Wick evaporator Wick condenser Mesa fingers Moly disc Ballast Solder Wall

If the center plane of the transistor wafer is a dividing plane for heat being dissipated to the collector and emitter heat-pipes; then it can be assumed that the temperature gradients are equal from the center of the transistor to the evaporating surfaces in the heat-pipes

$$\Delta T_{E} = \frac{\ell}{KA} \quad Q_{E} = \Delta T_{C} = \frac{\ell}{KA} \quad Q_{E}$$

or 0.0569
$$Q_F = 0.371 Q_C$$

where QE and Q_C are the amounts of heat flowing to each heatpipe, respectively, and ℓ/KA coefficient is characteristic of each material. K is the material's thermal conductivity, and A is the cross-sectional area and ℓ is the distance through which the heat flows. Each material and its coefficients are tabulated in Table 9. The numerical coefficients, 0.0569 and 0.371 are the summation of the coefficients from the center of the transistor to the evaporation of either the emitter or collector heat-pipe.

If the total heat generated is Q,

$$Q = Q_E + Q_C$$
.

By solving the temperature gradient equation for Q_C ;

$$Q_{\rm C} = \frac{0.0569}{0.0371} Q_{\rm E} = 1.53 Q_{\rm E}$$

and by substitution,

$$Q_E = 0.39 \text{ QWatts}$$

 $Q_C = 0.61 \text{ QWatts}$

Thus, the heat flow is divided 61 percent to the collector heat-pipe and 39 percent to the emitter heat-pipe. Using this calculated division of heat, the impedance between the junction to the evaporating surface of the heat-pipes is, as follows:

$${}^{R}\theta_{E} = \frac{0.0569 \ Q_{E}}{Q_{E}}$$
$${}^{R}\theta_{C} = \frac{0.0371 \ Q_{C}}{Q_{C}}$$

For these calculations, it was assumed that the thermal conductivity of the wick was $1/k = 0.276^{\circ}C/in \cdot (\frac{watt}{in^2})^{\#}$

When these results are compared to measured values, the actual thermal resistance is greater than that predicted. The reasons are the uncertainty in the conductivity of the wick and the difficulty of measuring a surface temperature without embedding the thermocouple into it. When the ratios of the calculated emitter-to-collector thermal impedance, $\frac{0.0371}{0.0569} = 0.65$, is compared to the measured, $\frac{0.15}{0.24} = 0.625$, there is closer agreement.

In Figures 41 and 42 curves are shown depicting the temperature rise of the junction and heat-pipes for two of the kinds of assemblies which have been discussed. The data is at three different cooling air flows. From these curves, it should be noted that the transistor and the heat-pipes get hotter with increasing amounts of power even though the thermal resistance of the device is decreasing. The limiting factor is the highest junction temperature allowable for the application. Allowance for overload conditions and reliability factor are two parameters which must also be considered in selecting an operating junction temperature.

In Fig. 43 is plotted the temperature rise of a transistor made with aluminum pin fins attached to the heat-pipes and cooled with air in the velocity range of 4000 to 5000 LFM. The temperature rise is similar to the transistors made with 4½ inches diameter fins cooled with air moving at 1650 LFM. A squirrel cage fan with a 1/3 hp motor was needed to cool the transistor at 4000 LFM. The thermal impedance of the transistor with aluminum pin fins was not measured because the devices were shipped under the contract before the thermal impedance circuit was constructed.

Transcalent transistors were constructed with aluminum pin fins because the high temperature brazing techniques making use of Wolverine fin tubing had not yet been developed. The Wolverine fin tubing contains phosphorus which volatilizes rapidly forming voids in the joint when alloyed with high melting point braze materials.

Brazes made in this manner using the Wolverine tubing were not vacuum-tight. The use of aluminum pin fins that were cemented onto the heat-pipes using a heat transfer epoxy proved to be a successful substitution.

#In Report No. 2, Development of a 250 Ampere Transcalent Rectifier, Contract DAAK02-69-C-0609, it was shown that the AT through the vapor was 0.035°C. A formula for estimating the thermal conductivity of the wick was also shown.



Temperature, ^oC



[]

[]

Temperature, ^oC



CONCLUSIONS

- A Transcalent transistor was constructed which could block 860 volts and switch 150 amperes.
- A Transcalent transistor was constructed which could dissipate 523 watts from the heat-pipes.
- 3. Transcalent transistors were constructed employing silicon ballast resistors in contact with the transistor chip to force current sharing to all parts of the emitter.
- 4. A Transcalent transistor was operated conducting 72 amperes of direct current at a collector-to-emitter voltage of 7 volts. Variations of gain with temperature and V_{CE} were also determined.
- 5. Transcalent transistors were constructed employing three different fin structures.
 - a) Two inch diameter Wolverine fins copper extruded fins integral to the heat-pipe.
 - b) Two inches diameter aluminum pin fins epoxied to the heat-pipes.
 - c) Copper fins 4½ inches diameter epoxied to the heatpipes.
- 6. Transcalent transistors were constructed by loading the ballast and the transistor chip in compression while using the ceramic/metal envelope as the tension member.
- The peak gain of the Transcalent transistor ranged from 26.6 to 42.8 at currents in the range of 10 to 15 amperes.
- 8. The cut-off frequency of the Transcalent Transistor was 230 KHz.
- 9. The turn-on time of the Transcalent transistor was less than 1.0 $\mu s.$
- 10. The turn-off time of the Transcalent transistor was less than 2.0 µs.
- The second breakdown characteristics of the Transcalent transistor were determined to fully define the safeoperating-area for the transistor at 25°C.

- The Transcalent transistor was operated in a resistive load circuit switching 60 amperes at 400 volts and at 5 KHz. In another test a Transcalent transistor was operated at 30 amperes and 20 KHz.
- 13. A Transient computerized thermal analysis was made by the C.O.T.R. between the junction of the transistor and the evaporator of the heat-pipe for a number of operating conditions.
- 14. The thermal impedance of the Transcalent transistor was determined and is a function of the power being dissipated and the air velocity cooling the device. Typical asymptotic values were:

Sixty-one percent of the thermal energy is dissipated by the collector heat-pipe. Soldering the transistor chip to the collector heat-pipe improved the heat transfer from the silicon to the heat-pipe.

- 15. The base drive current distribution to all parts of the transistor chip is improved by soldering a metal ring onto the base contact area of the wafer.
- 16. The saturation voltage is only 0.8 volts at 60 amperes even with the ballast resistor in series with the emitter.
- A vertical ballast resistor was selected as the most practical ballasting structure for the Transcalent transistor. The resistor has a positive coefficient of electrical resistance with increasing temperature.
- 18. Two Transcalent transistors were fabricated using high resistivity silicon crystal 70 ohm-cm for the starting wafers. The units exhibited blocking voltages greater than 1000 volts. The current capability of the devices was only half that of devices made with lower resistivity crystal, 40 ohm-cm.

RECOMMENDATIONS

1. An improved base lead through the ceramic is needed. In switching applications, it is desirable to drive the base with enough current to insure that the transistor is in full saturation. When the transistor is saturated, there is a minimum of thermal dissipation.

Base drive currents would need to be in the range of 30 to 40 amperes to reach saturation at a collector current of 100-150 amperes. The small kovar pin used in the package designed for the contract can only be operated at 30 amperes pulsed or 14 amperes d.c.

2. The base connection inside the package should be redesigned to be as a mechanical contact which is made while assembling the device.

-

- 3. Additional electrical testing is needed with emphasis applied to more elevated temperature tests. Leakage current, gain curves, and the safe operating area must be determined at the anticipated junction operating temperatures.
- 4. More environmental testing is needed. The assembly of the Transcalent transistor differs somewhat from other Transcalent devices in that there are internal mechanical interfaces prestressed in compression. It is not known how these interfaces will behave in shock and vibration, thermal cycling and under other environmental stresses.
- 5. Assembly techniques must be improved to make the Transcalent transistor economical to manufacture in volume. Alignment of the ballast and transistor wafers is a labor-intensive process.
- A larger Transcalent transistor should be designed. Trans-6. calent devices do not have the same design limitation as devices which are clamped between solid heat sinks. In designing a larger device clamped between heat sinks, consideration must be given to the longer heat transfer path from the center of the silicon chip to the surfaces of the heat sink. The operating temperature of the heat sink is fixed by the maximum junction temperature, the conductivity of the heat sink and the length of the heat transfer path. For this reason, larger clamped devices are designed at a lower current density. However, the Transcalent devices do not have to be designed to a lower current density when they are scaled larger because the center area of the chip is cooled by the heat-pipe as effectively as the area near the edge of the chip.

- 7. The reverse bias second breakdown $E_{s/b}$ of the Transcalent transistor must be evaluated.
- 8. The Transcalent transistor should be tested in an inductive switching circuit. Inductive circuits create the most severe service conditions because the transistor must conduct the inductive current while the transistor is switching to its blocking mode. As blocking occurs, the decaying currents will induce large voltage transients close to the rating of the transistor. Snubber circuits should also be considered to minimize the switching losses.
- 9. Simplified construction methods must be considered at all phases of fabrication such as metallizing, diffusing the ballast resistor and assembly.
- 10. Life testing of the Transcalent transistor must be done.
- 11. The design of other Transcalent devices must be considered such as the Darlington transistor, power field effect transistor, the gate turn-off thyristors and the asymmetrical SCR. The characteristics of all of these devices mentioned would benefit from the lower thermal impedance provided by the Transcalent package.

DISTRIBUTION LIST

The following pages include the distribution list supplied by the contracting officer.

Ane bestan of bound linescatent hericles must be transitiend and: as the bestingthe transition, power itso street transtate, in any through transition, power itso street transtate. The mark through the is and the estimational and here it from the toogt the the doubles must tond could here it from the toogt the the doubles provided by

DISTRIBUTION OUTSIDE OF RCA-SSD

Dr. Paul E. Greene Dir. Solid State Lab. Hewlett Packard Co. 1501 Page Mill Road Palo Alto, CA 94304

Mr. Gerald B. Herzog Staff Vice President Technology Centers RCA David Sarnoff Res. Center Princeton, NJ 08540

Dr. George E. Smith Bell Telephone Labs, Inc. MOS Device Dept. 600 Mountain Ave. Room 2A323 Murray Hill, NJ 07974

Commander U.S. Army Electronics Command ATTN: DRSEL-TL-1 Mr. Robert A. Gerhold Fort Monmouth, NJ 07703

Commander Harry Diamond Labs. 2800 Powder Mill Rd. ATTN: DRXDO-RCC, Mr. Anthony J. Baba Adelphi, MD 20783

Commanding Officer Picatinny Arsenal ATTN: SARPA-ND-D-A-4 Mr. Arthur H. Hendrickson Bldg. 95 Dover, NJ 07801

Commanding General U.S. Army Missile Command ATTN: Mr. Victor Ruwe, DRSMI-RGP Redstone Arsenal, AL 35809

Commander U.S. Army Electronics Command ATTN: DRSEL-TL-BS Mr. George W. Taylor Fort Monmouth, NJ 07703 Commanding Officer U.S. Army Research Office P.O. Box 12211 ATTN: Dr. Chas. Boghosian Research Triangle Park, NC 27709

Naval Research Laboratory ATTN: Dr. David F. Barbe, Code 5260 4555 Overlook Avenue, SW Washington, DC 20375

Naval Electronics Lab Center ATTN: Mr. Charles E. Holland, Jr. Code 4300 271 Catalina Blvd. San Diego, CA 92152

The Johns Hopkins Univ. Applied Physics Laboratory ATTN: Dr. Charles Feldman 11100 Johns Hopkins Road Laurel, MD 20810

Commander Naval Surface Weapons Center ATTN: Mr. Albert D. Krall, Code WR-43 White Oak Silver Spring, MD 20910

Commander RADC ATTN: Mr. Joseph B. Brauer, RBRM Griffiss AFB, NY 13441

NASA

Geo. C. Marshall Space Flight Center ATTN: Dr. Alvis M. Holladay, Code EC-41 Marshall Space Flight Center, AL 35812

NASA

Langley Research Center Langley Station ATTN: Mr. Charles Husson, M/S 470 Hampton, VA 23665 Dir. National Security Agency ATIN: Mr. John C. Davis, R55 Fort George C. Meade, MD 20755

Commander U.S. Army Production Equipment Agency ATTN: AMXPE-MT (Mr. C. E. McBurney) Rock Island, IL 61201

Commander, AFAL ATTN: AFAL/DEH Mr. Stanley E. Wagner Wright Patterson AFB, OH 45433

Lincoln Laboratory, MIT ATIN: Dr. Donald J. Eckl P.O. Box 73 Lexington, MA 02173

RADC (ETSD) ATTN: Mr. Sven Roosild Hanscom AFB, MA 01731

Mr. Daniel Becker Reliability & Qual. Test Center Mannes Spacecraft Center Houston, TX 77058

Dr. L. Suelzle Delta Electronics Corp. 2801 S. E. Main Street Irvine, CA 92714

Bell Laboratories ATTN: Mr. W. H. Hamilton Whippany Road Whippany, NJ 07981

Commander Naval Ships Res. & Dev. Center ATTN: W. Kohlman (Bldg. 100-3) Annapolis, MD 21402

Power Systems Division ATTN: Mr. Kenneth Lipman Box 109 South Windsor, CT 06074 Martin Marietta ATIN: Mr. E. E. Buchanan P.O. Box 179 Denver, CO 80201

J. J. Henry Co., Inc. Special Proj. ATTN: Mr. Mike Saboe - NSRDC Study 2341 Jefferson Davis Highway Arlington, VA 22202

Fermi National Accelerator Lab. ATTN: Mr. Frank S. Cilyo P.O. Box 500 Batavia, IL 60510

Hughes Aircraft Company Ground Systems Group ATTN: Dr. Kal Sekhon Fullerton, CA 92634

Commander Navy Weapons Center ATTN: Mr. S. S. Lafon China Lake, CA 93555

Commander (2) U.S. Army Electronics Command ATTN: DRSEL-PP-I-PI Mr. William R. Peltz Fort Monmouth, NJ 07703

Commander (2) U. S. Army Mobility Equipment Research and Development Center ATTN: STSFB-EA Dr. Russ Eaton Fort Belvoir, VA 22060

Advisory Group on Electron Dev. (2) ATTN: Working Group on Power Devices 201 Varick Street New York, NY 10014

Mr. Ron Wade ATTN: ELEX-0151431 Naval Electronics Sys. Command Washington, DC 20360 Dr. Robert Redicker Mass. Inst. of Technology (MIT) Building 13-3050 Cambridge, MA 02139

Defense Electronics Supply Ctr. Directorate of Engineering and Standardization DESC-ECS (Mr. N. Hauck) 1507 Wilmington Pike Dayton, OH 45401

Harry Diamond Laboratories ATTN: Technical Library Connecticut Avenue and Van Ness Street Washington, DC 20438

Jet Propulsion Laboratory ATTN: Mr. L. Wright Mail Stop 158-205 4800 Oak Grove Drive Pasadena, CA 71103

NASA

Lewis Research Center ATTN: Mr. Gail Sundberg (MS54-4) 2100 Brook Park Road Cleveland, OH 44135

Commander AF Aero Propulsion Lab ATTN: AFAL/PODI (Mr. Philip Herron) Wright Patterson AFB, OH 45433

Mr. Joseph Segrest

Commander Naval Air Development Center ATTN: Mr. Howard Ireland (3043)

Warminster, PA 18974

Commander NAVSEC Code 420 CTRBG

ATIN: Mr. Arnold D. Hitt, Jr. 801 Center Building Hyattsville, MD 20782

Delco Electronics ATTN: Dr. A. Barrett Mail Code 8106 676 Hollister Avenue Goleta, CA 93017 NASA Johnson Space Center ATIN: Mr. E. Wood, Code EG2 Houston, TX 77058

Garrett Air Research Mfg. Co. of Arizona ATIN: Mr. R. N. McGinley P.O. Box 5217 402 S. 36th Street Phoenix, AZ 85010

Lockheed California Co. ATTN: Mr. W. W. Cloud Department 75-82 Bldg. 63/3, Box 551 Plant A-1 Burbank, CA 91520

Sanders Associates ATTN: Mr. A. Hurley NCAI - 6247 95 Canal Street Nashua, NH 03061

Defense Documentation Center (12) ATTN: DDC-IRS 5010 Duke Street Cameron Station (Bldg. 5) Alexandria, VA 22314

NASA Scientific & Tech. Inf. Off./KSI Washington, DC 20541

Commander U.S. Army Electronics Command Communications Systems Procurement Branch Fort Monmouth, NJ 07703 ATTN: Capt. H. John Patch/PCO DRSEL-PP-C-CS-1

TRW, Inc. Defense & Space Systems Group ATTN: Mr. Art Schoenfeld One Space Park Redondo Beach, CA 90278

Garrett Air Research ATTN: Mr. Everett Geis 2525 West 190 Street Torrance, CA 90509 Airesearch Manufacturing Co. ATTN: Mr. John Ashmore Electronic Systems 2525 W. 190th Street Torrance, CA 90509

Naval Underwater Systems Center ATTN: Mr. George Anderson/Code 3642 Newport, RI 02840

Dr. Roy Scott Hickman Chairman, Dept. of Mech. and Env. Engrg. University of California Santa Barbara, CA 93106

96

The second s

Mr. Irving Linkroum Bendix Corporation Electrical Components Sidney, NY 13838

DISTRIBUTION WITHIN RCA-SSD

Dr. R. E. Simon 055-191

C. W. Bizal 057-631

W. S. Lynch 057-631

E. D. Fleckenstein 053-460

N. R. Hangen (2) 073-637

S. W. Kessler 086-963

D. R. Trout 086-963

W. T. Burkins 086-963

C. V. Reddig 086-963

A. J. Witkowski 086-963

R. M. Hopkins 086-963

R. F. Keller 086-963

R. E. Reed (10) 086-963

R. Glicksman - Somerville

E. D. Savoye 073-632

T. Edwards/F. Wallace 089-980

J. Grosh/R. Bauder 080-923

G. J. Buchko/R. Beam 003-953

Library 686

R. M. Bowes 057-631

J. V. Platt Somerville

C. Turner Somerville

K. C. Harding Arlington

E. Schmitt Somerville

B. B. Adams 086-963

K. Strater Somerville

J. Olmstead Somerville

D. Burke/J. Neilson Mountaintop