



• Microprocessor follows the sequence – Fetch, Decode and execute.

- Initially the instructions are stored in memory in a sequential order. The microprocessor fetches these instructions from memory then decodes it and executes those instructions till STOP instruction reached. Later it sends the result in binary to the output port. Between these processes , the registers stores the temporary data and ALU performs the computing functions.
- The microprocessor is identified with the size of the data, the ALU of the processor can work with at a time.
- The 8085 processor has 8 bit ALU , hence it is called 8-bit processor. The 8086 processor has 16 bit ALU and it is called 16-bit processor.

Prepared By Mr. EBIN PM, Chandigarh University, Punjab

Boss MICROPROCESSOR
First 16-bit processor released by INTEL in the year 1978
8086 is designed using HMOS (High density n-type Metal Oxide Silicon field effect Transistors) technology, and now it is manufactured using HMOS III technology, contains approximately 29,000 transistors.
8086 is packed in a 40 pin DIP (Dual Inline Package), and requires 5 volt supply.
8086 does not have internal clock circuit. The 8284 clock generator is used to generate the required clock for 8086.

• The maximum internal clock of 8086 is 5MHz.

Prepared By Mr. EBIN PM, Chandigarh University, Punjab

EDULINE

4

EDULINE



**≻8086-1** : 10MHz

**≻8086-2** : 8MHz

- **≻8086-4 :4MHz**
- It consist of powerful instruction set , which provides operations like multiplication and division easily.
- It supports two modes of operations, that is maximum mode and minimum mode.
- Maximum mode is suitable for system having multiple processors and minimum mode is suitable for system having Single processor.
- It was the first 16-bit processor having 16 bit ALU, 16 bit Registers, internal data bus and 16 bit external data bus resulting in faster processing.

```
Prepared By Mr. EBIN PM, Chandigarh University, Punjab
```

## REGISTER ORGANIZATION OF 8086 8086 contains general purpose and special purpose registers. All registers are 16 bit registers. General purpose registers are used to holding data, variables and intermediate results temporarily.

• Special purpose registers are used as a segment registers, pointers, index registers or as offset storage registers for particular addressing modes.

## a) GENERAL DATA REGISTERS

• The registers AX, BX, CX and DX are the general purpose 16 bit registers.

Prepared By Mr. EBIN PM, Chandigarh University, Punjab

EDULINE

6

EDULINE

5





* Segmentation						
• Segmentation is the process in which the main memory of the computer is logically divided in to different segments and each segment has its own base address.						
• It is basically used to enhance the speed of execution of the computer system so that the processor is able to fetch and execute the data from the memory easily and fast.						
• CS contains the segment address for the code where the executable program is stored.						
• DS points to the data segment of the memory where the data is stored.						
• ES points to another data segment of the memory .It also contains data.						
Prepared By Mr. EBIN PM, Chandigarh University, Punjab EDULINE 9						











- The complete physical address which is 20 bit long generated using segment and offset registers ,each 16 bit long. The content of the segment register is called segment address and offset register content is called offset address.
- For generating a physical address, segment address is shifted left bit-wise 4 times, and to this result, offset address is added to produce 20 bit physical address.

Segment address $\longrightarrow$ 1005H	
Offset address $\longrightarrow$ 5555H	
Segment address $\longrightarrow$ 1005H $\longrightarrow$ 0001 0000 0000 0101	
Shifted by 4 bit positions $\longrightarrow$ 0001 0000 0000 0101 0000	
+	
Offset address $\longrightarrow$ 0101 0101 0101 0101	
Physical address $\longrightarrow 0001\ 0101\ 0101\ 1010\ 0101$ 1 5 5 A 5	
Prepared By Mr. EBIN PM, Chandigarh University, Punjab	INE 15





- The segment register indicate the base address of a particular segment , while the offset indicate the distance of the required memory location in the segment from the base address.
- In execution unit 16 bit ALU performs arithmetic and logical operations. 16 bit flag register contains the result of execution by ALU.

## Memory Segmentation

• To address a specific memory location, with in a segment we need an offset address. The offset address is also 16 bit long so that the maximum offset value can be **FFFFH** and the maximum size of any segment is thus **64K** locations.

Prepared By Mr. EBIN PM, Chandigarh University, Punjab

EDULINE

18















>AD<sub>15</sub> - AD<sub>0</sub> : (Address/Data bus). These are 16 address data bus.  $AD_0 - AD_7$  carries low order byte data and  $AD_8 - AD_{15}$  carries high order byte data. During the first clock cycle it carries 16 bit address and after that it carries 16 bit data.  $>A_{19}/S_6$ ,  $A_{18}/S_5$ ,  $A_{17}/S_4$ ,  $A_{16}/S_3$ : (Address/Status bus). These are the four address /status bus. During the first clock cycle, it carries 4 bit address and later it carries status signals. A17 54 AIG S3 Function Extrascyment access 0 0 Struck segment- access Code segment- access ١ 0 0 1 Data segment access 1 ۱ EDULINE Prepared By Mr. EBIN PM, Chandigarh University, Punjab 26





CLK : (Clock Input). Clock input provides the basic timing for processor operation and bus control activity. It is an asymmetric square wave with a 33% duty cycle.
VCC : Power supply (+5v DC)
GND : Ground for the internal circuit
MN/MX : (Minimum/Maximum). This pin signal indicates what mode of the processor will operate in.
M/IO : (Memory/ IO) . This signal is used to distinguish between memory and I/O operations. When it is low it indicates the CPU is having an I/O operation. When it is high it indicates that the CPU is having a memory operation.



EDULINE

31

DEN : (Data Enable). This signal indicate the availability of valid data over the address/data lines. It is used to enable the transreceiver to separate data from the Address/Data bus.
 HOLD : This signal indicates to the processor that external devices are requesting to access the Address /Data buses.
 HLDA : (Hold Acknowledge). This signal acknowledges the HOLD signal.
 S
 <sup>5</sup>
 <sup>2</sup>
 <sup>5</sup>
 <sup>1</sup>
 <sup>5</sup>
 <sup>5</sup>
 <sup>5</sup>
 <sup>5</sup>
 <sup>5</sup>
 <sup>5</sup>
 <sup>5</sup>
 <sup>5</sup>

```
Prepared By Mr. EBIN PM, Chandigarh University, Punjab
```

S 2  $S_{1}$ S<sub>0</sub> Indication 0 0 0 Interrupt acknowledge 0 0 1 Read I/O port Write I/O port 0 1 0 Halt 0 1 1 1 0 0 Code access 1 0 1 Read memory Write memory 1 1 0 Passive 1 1 1 EDULINE Prepared By Mr. EBIN PM, Chandigarh University, Punjab 32 **EXAMPLOCK** : It is an active low pin. This indicate that other system bus masters will be prevented from gaining the system bus, while the lock signal is low.  $\geq QS_1, QS_0$  : (Queue Status). These signals indicate the status of the internal 8086 instruction queue according to the table shown below.  $QS_1$  $QS_0$ Indication 0 0 No operation First byte of opcode from the queue 0 1 1 0 Empty queue 1 Subsequent byte from the queue 1 EDULINE Prepared By Mr. EBIN PM, Chandigarh University, Punjab 33



EDULINE

35

36

## MINIMUM MODE 8086 SYSTEM & TIMING

- 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1.
- In this mode all the control signals are given out by the microprocessor chip itself. There is a single microprocessor in minimum mode system.
- The remaining components in the systems are latches, transreceivers, clock generator, memory and I/O devices.
- It has 20 address lines and 16 data lines , the 8086 CPU require three octal address latches and two octal data buffers for the complete address and data separation.

```
Prepared By Mr. EBIN PM, Chandigarh University, Punjab
```

- Latches: They are generally buffered output D-type Flip Flops like 74 LS 373 or 8288. They are used for separating the valid address from the multiplexed Address/ Data signals and are controlled by the ALE signal generated by 8086.
   Trans-receivers : They are the bidirectional buffers and some times they are called as data amplifiers. They are required to separate the valid data from the time multiplexed Address/Data signals. They are controlled by two signals namely DEN and DT/R. The DEN signal indicate that the availability of valid data over the Address/Data lines. The DT/R signal indicate direction of data , ie from or to the processor.
   Usually EPROM are used for monitor storage, while RAM for users
  - program storage

Prepared By Mr. EBIN PM, Chandigarh University, Punjab EDULINE





T1 , T2 , T3 and T4 are clock pulse. One timing cycle having 4 clock pulse including waiting time Tw.
During T1 clock pulse Address Latch Enable become high. So whenever ALE is high during T1 cycle , then we can send the address and data on to the bus
During T1 clock pulse address will be active . During the remaining pulse the status will be active.
During first clock pulse the address is placed on the address bus after that the data will be placed on the data bus (*D*<sub>15</sub>-*D*<sub>0</sub>). Here *AD*<sub>0</sub>-*AD*<sub>15</sub> is demultiplexed as *A*<sub>15</sub>-*A*<sub>0</sub> and *D*<sub>0</sub>-*D*<sub>15</sub>. First address will be placed after that the bus is reserved for data in. ie, *D*<sub>0</sub>-*D*<sub>15</sub> during remaining clock pulse.



M/ IO	$\overline{RD}$	$\overline{DEN}$	Transfer Type
0	0	1	I/O read
0	1	0	I/O write
1	0	1	Memory read
1	1	0	Memory write















EDULINE

49

- It is better to locate word data at an even address. To read or write a complete word from/ to memory , if it is located at an even address , only one read or write cycle is required.
  If the word is located at an odd address the first read or write cycle is required for accessing the lower byte while the second one is required for accessing the higher bytes. Thus two bus cycle are required if a word is located at an odd address.
- If 8086 transfers a 16 bit data to or from memory , both of the memory bank must be selected for the 16 bit operation. The two signals  $A_0$  and BHE solve the problem of selection of appropriate memory bank as presented in the following table.

Prepared By Mr. EBIN PM, Chandigarh University, Punjab

• Certain locations in memory are reserved for specific CPU operations. The location FFFFOH to FFFFFH are reserved for jump to initialization programme and I/O processor initialization. • The location **00000H to 003FFH** are reserved for interrupt vector table. Crea Indication BHE Ao whole word (2 bytes) 0 0 upper byte From or to odd addren. 0 1 Lower byte From of to even address 1 0 None! 1 111 EDULINE Prepared By Mr. EBIN PM, Chandigarh University, Punjab 50

<ul> <li>8086</li> <li>It has 16 bit data bus</li> <li>It can read or write 8/16 bit data at a time</li> <li>Memory space is organized as two 512KB (2×512KB = 1 MB ) banks</li> <li>It can operate at three clock speed, ie; 5MHz , 8MHz and 10MHz</li> <li>Instruction queue is 6 bit long</li> <li>It has BHE pin</li> <li>It draws maximum supply current of</li> <li>It draws maximum supply current of</li> </ul>	COMPARISON OF 8086 & 8088					
<ul> <li>It has 16 bit data bus</li> <li>It can read or write 8/16 bit data at a time</li> <li>Memory space is organized as two 512KB (2×512KB = 1 MB ) banks</li> <li>It can operate at three clock speed, ie; 5MHz , 8MHz and 10MHz</li> <li>Instruction queue is 6 bit long</li> <li>It has BHE pin</li> <li>It draws maximum supply current of</li> <li>It draws maximum supply current of</li> <li>It has 8 bit data bus</li> <li>It can only do so for 8 bit data</li> <li>It is implemented as a single 1MB bank</li> <li>It is available only in two clock speed , ie; 5MHz and 8MHz</li> <li>Instruction queue is 6 bit long</li> <li>It has BHE pin</li> <li>It draws maximum supply current of</li> </ul>	8086	8088				
360MA 340MA	<ul> <li>It has 16 bit data bus</li> <li>It can read or write 8/16 bit data at a time</li> <li>Memory space is organized as two 512KB (2×512KB = 1 MB ) banks</li> <li>It can operate at three clock speed , ie ; 5MHz , 8MHz and 10MHz</li> <li>Instruction queue is 6 bit long</li> <li>It has BHE pin</li> <li>It draws maximum supply current of 360MA</li> </ul>	<ul> <li>It has 8 bit data bus</li> <li>It can only do so for 8 bit data</li> <li>It is implemented as a single 1MB bank</li> <li>It is available only in two clock speed , ie; 5MHz and 8MHz</li> <li>Instruction queue is 4 bit long</li> <li>This pin is replaced by status output (SSO), since it can read or write only 8 bit data</li> <li>It draws maximum supply current of 340MA</li> </ul>				











