

Lecture 3

Wafer Clean and Wet Processing



Lecture 2: Wafer Fabrication and Silicon Epitaxy

Recap Wafer Fabrication

- Czochralski (CZ) Method
- Float Zone (FZ) Method
- From Ingot to Wafer
- Gettering
- Silicon-on-Insulator (SOI)

PS: For a short video of the wafer production process see:
<http://www.siltronic.com/int/en/press/film/film-overview.jsp>


Lecture 2: Wafer Fabrication and Silicon Epitaxy

Recap Silicon Epitaxy

- Definition and Terminology
- Chemical Vapor Deposition (CVD) / Vapor Phase Epitaxy (VPE)
 - Grove Model: Mass-transport vs. Surface Reaction Limited Regime
 - Reactors
 - Chemistry
- Reactor Types
- Applications

Lecture 3: Wafer Clean and Wet Processing

“Where we are today”



PS: This list of co-dependencies is not complete!



Lecture 3: Outline

Part 1

- **Clean Rooms**
- Wafer Cleaning
- Gettering

Part 2

- Silicon Run 1

Introduction

ITRS Roadmap: Defining the term “clean”


Year of 1st DRAM Shipment	1997	1999	2003	2006	2009	2012
Minimum Feature Size	250nm	180nm	130nm	100nm	70nm	50nm
Wafer Diameter (mm)	200	300	300	300	450	450
DRAM Bits/Chip	256M	1G	4G	16G	64G	256G
DRAM Chip Size (mm ²)	280	400	560	790	1120	1580
Microprocessor Transistors/chip	11M	21M	76M	200M	520M	1.40B
Critical Defect Size	125nm	90nm	65nm	50nm	35nm	25nm
Starting Wafer Total LLS (cm⁻²)	0.60	0.29	0.14	0.06	0.03	0.015
DRAM GOI Defect Density (cm⁻²)	0.06	0.03	0.014	0.006	0.003	0.001
Logic GOI Defect Density (cm⁻²)	0.15	0.15	0.08	0.05	0.04	0.03
Starting Wafer Total Bulk Fe (cm⁻³)	3x10¹⁰	1x10¹⁰	Under 1x10¹⁰	Under 1x10¹⁰	Under 1x10¹⁰	Under 1x10¹⁰
Metals on Wafer Surface After Cleaning (cm⁻²)	5x10⁹	4x10⁹	2x10⁹	1x10⁹	< 10⁹	< 10⁹
Starting Material Recombination Lifetime (μsec)	≥ 300	≥ 325	≥ 325	≥ 325	≥ 450	≥ 450

Introduction: “Dirt is a natural part of life.”

Modern IC factories employ a three tiered approach to controlling unwanted impurities:

Three tiered approach

1. **Clean Factories (Clean Room)**
2. **Wafer Cleaning**
3. **Gettering**



Factory environment is cleaned by:

- ✓ HEPA filters and recirculation for the air.
- ✓ “Bunny suits” for workers.
- ✓ Filtration of chemicals and gases.
- ✓ Manufacturing protocols.



(Photo courtesy of Stanford Nanofabrication Facility.)

HEPA:
High
Efficiency
Particulate
Air

1. Air cleaning



From Intel Museum



Particle Diameter (um)


Class	0.1	0.3	0.5	5.0
1	35	3	1	
10	350	30	10	
100		300	100	
1,000			1,000	7
10,000			10,000	70
100,000			100,000	700

Electrum Laboratory

ISO Class 5 (Cleanroom Class 100) in APL Litho Room

ISO 14644-1	particles/m ³	areas
ISO class 6: size 0.5 um	35 200	APL, ATP, Hybridisering and Gul 1
ISO class 7: size 0.5 um	352 000	Main cleanroom
ISO class 8: size 0.5 um	3 520 000	Wet chemistry and post-processing

ISO Class 6 = Class 1000



Unwanted impurities must be kept below the ppm or ppb range
Critical (Fatal) Defect (Particle) Size = 1/2 Minimum Feature Size

ITRS Feature Year	2007	2010	2013	2016	2020
Minimum Feature Size (nm)	65	45	32	22	14

Three tiered approach

- ✓ **clean room**
- ✓ **wafer cleaning**
- ✓ **gettering**

Particle

Organics: Oil, Photoresist

Metal/Alkali ions

Native oxide

Lecture 3: Outline


Part 1

- Clean Rooms
- **Wafer Cleaning**
 - **Contamination Sources**
 - Cleaning Methods
- Gettering


Part 2

- Silicon Run 1

Wafer Cleaning: If a Clean Room is not enough



Contaminants may consist of particles, organic films (photoresist), heavy metals or alkali ions.



Various particles deposited on chips

Particles might deposit on silicon wafers and cause defects

Source:


- ✓ **Air**
- ✓ **People**
- ✓ **Machines**
- ✓ **Chemicals**

Super-clean air

**Air showers, “bunny suits”
face masks, gloves; Robots**

**Specifically
designed**

**Specifically
chosen**



Particle concentration in ULSI chemicals (/ml)

	>0.2mm	>0.5mm
NH_4OH	130-240	15-30
H_2O_2	20-100	5-20
HF	0-1	0
HCl	2-7	1-2
H_2SO_4	180-1150	10-80

Example for a metal
organic precursor.

Trimethyl-aluminum.

Specifications

(Electronic Grade TMA)


Metals (all values in ppm)

Ag	<0.4	As	<0.5
Au	<0.5	B	<0.4
Ba	<0.1	Be	<0.02
Bi	<0.5	Cd	<0.02
Ca	<0.2	Co	<0.4
Cr	<0.4	Cu	<0.2
Fe	<0.1	Ge	<0.5
Hg	<0.5	I	<2.0
La	<0.4	Li	<0.4
Mg	<0.02	Mn	<0.03
Mo	<0.5	Na	<1.0
Nb	<0.5	Ni	<0.5
P	<0.5	Pb	<2.0
Pd	<0.5	Pt	<0.5
Rh	<0.5	S	<2.0
Sb	<1.0	Se	<1.0
Si	<2.0	Sn	<2.0
Sr	<0.1	Tb	<0.5
Te	<2.0	Ti	<0.2
V	<0.5	W	<0.5
Y	<0.02	Zn	<0.2

Metal Contamination

- **Source: Chemicals, Processes such as Ion implantation, Reactive Ion etching, etc.**

❖ **Magnitude: 10^{10} atom/cm²**




Fe, Cu, Ni,
Cr, W, Ti...
Na, K, Li...

- **Effects:**

- ✓ **Cause defects in interfaces, influence device performance and reduce product yield**
- ✓ **Increase leakage current of p-n junction, decrease lifetime of minority carriers**

Metal contamination from different processes



Organic Contaminations

➤ Source:

- Ambient organic vapors
- Storage containers
- Photoresist residues

➤ Removal methods: Strong oxidation

- Ozone dry
- Piranha: $\text{H}_2\text{SO}_4\text{-H}_2\text{O}_2$
- Ozonized ultrapure water

Native Oxide

- Rapid growth in air or water
- Problems
 - ✓ Increase contact resistance
 - ✓ Difficult to achieve selective CVD or epitaxy
 - ✓ Become sources of metal impurities
 - ✓ Difficult to grow metal silicides
- Clean Process: $\text{HF} + \text{H}_2\text{O}$ (ca. 1: 50)

Harm of the unwanted impurity

All components and interconnects in ICs are small → contaminations by dust and metals during manufacturing likely lead to malfunctioning devices or circuits through short or open defects

About 75% of the yield loss in a modern silicon IC manufacturing plant is due directly to defects caused by particles on the wafer.

Example 1. For an IC manufacturing plant, its output is 1000 wafer/week × 100 chip/wafer and the chip price is \$50/chip. The plant is breakeven if the product **yield** is 50%. In order for an annual profit of \$10,000,000, the product yield should increase by

$$\frac{\$1 \times 10^7}{1000 \times 100 \times \$50 \times 52} = 3.8\%$$

$$\begin{aligned} \text{Annual throughput} \\ &= \text{Annual expense} \\ &= 1000 \times 100 \times 52 \times \$50 \\ &= \$260,000,000 \end{aligned}$$

Increasing the product yield by 3.8%, gives rise to the annual profit of 10 million dollars!


Harm of the unwanted impurity

Example 2. Effects of alkali ions on MOS threshold voltage

$$V_{th} = V_{FB} + 2\Phi_f + \frac{\sqrt{2\varepsilon_s q N_A (2\Phi_f)}}{C_{ox}} + \frac{qQ_M}{C_{ox}}$$

If $t_{ox} = 10$ nm, when $Q_M = 6.5 \times 10^{11} \text{ cm}^{-2}$ ($\cong 10$ ppm), $\Delta V_{th} = ??$ V

Example 3. Request of MOS DRAM refresh time on trap density N_t



$$\tau_R = \frac{1}{\sigma v_{th} N_t}$$

Typically,

$$\sigma = 10^{-15} \text{ cm}^2, v_{th} = 10^{-7} \text{ cm/s}$$

So $\tau_R = 100 \mu\text{s}$ requires

$$N_t \cong 10^{12} \text{ cm}^{-3} = 0.02 \text{ ppb !!}$$

Lecture 3: Outline

Part 1

- Clean Rooms
- **Wafer Cleaning**
 - Contamination Sources
 - **Cleaning Methods**
- Gettering

Part 2

- Silicon Run 1

Wafer Cleaning: Removing Organics

Two methods
to remove
Organics/
Photoresists

Piranha (SPM: sulfuric/peroxide mixture)

$\text{H}_2\text{SO}_4(98\%):\text{H}_2\text{O}_2(30\%)=2:1\sim 4:1$

Oxidize photoresist into $\text{CO}_2 + \text{H}_2\text{O}$

(applicable to almost all organics)

Metal

Oxygen Plasma Dry Etching:

Oxidize photoresist into gaseous $\text{CO}_2 + \text{H}_2\text{O}$

(applicable to most polymer films)

Note: High-temperature process will drive contaminant into silicon wafer or thin films

Front-end (FEOL) cleaning is crucially important

Wafer Cleaning: Standard Clean 1


RCA—Standard Cleaning

SC-1 (APM, Ammonia Peroxide Mixture) :
 $\text{NH}_4\text{OH}(28\%):\text{H}_2\text{O}_2(30%):\text{DIH}_2\text{O}=1:1:5\sim 1:2:7$
 70~80°C, 10min **Basic (pH>7)**

VIII B		I B	II B
27	28	29	30
Co	Ni	Cu	Zn
75.93	58.69	63.54	65.39
		47	48
		Ag	Cd
		107.87	112.41
		79	80
		Au	Hg
		196.97	200.59

-> DIH₂O = De-ionized water

- ✓ Oxidize organic films
- ✓ Complex metals
- ✓ Dissolve slowly native oxide and reoxidize wafer
 - help to dislodge particles
- ✓ NH₄OH etches silicon



RCA clean is
 “standard process”
 used to remove
 organics,
 heavy metals and
 alkali ions.

Wafer Cleaning: Standard Clean 2

RCA—Standard Cleaning

SC-2:

HCl(73%):H₂O₂(30%):DIH₂O=1:1:6~1:2:8


70~80°C, 10min Acid (pH<7)

- ✓ **Remove alkali ions and cations like Al³⁺, Fe³⁺ and Mg²⁺ that form NH₄OH-insoluble hydroxides in SC-1 solution**
- ✓ **Complete the removal of metallic contaminates such as Au**

Combination between RCA and ultrasonic agitation (20~50kHz or around 1MHz) is quite effective for particle removal.

The sound waves parallel to the silicon wafer infiltrate particles. Afterwards, solution can diffuse into the wafer surface and the particles become completely soaked and then suspended freely in the solution.

- RCA clean is “standard process” used to remove organics, heavy metals and alkali ions.



Other Advanced Wet Cleaning Technology, e.g. Ohmi

From IMEC (Interuniversity Microelectronic Center)

(1) $\text{H}_2\text{O} + \text{O}_3$ (<1 ppb)

Remove Organics

(2) $\text{NH}_4\text{OH} + \text{H}_2\text{O}_2 + \text{H}_2\text{O}$ (0.05:1:5)

Remove Particle, Organics and Metals


(3) HF (0.5%) + H_2O_2 (10%)

Remove Native Oxide and Metals


(4) DI H_2O cleaning (>18M Ω -cm)

Cleaning Equipment

Ultrasonic Cleaning



Spray Cleaning





Robot-assisted automatic cleaning station

Container and Carrier Cleaning

- ✓ SC1/SPM/SC2

- Quartz or Teflon container

- ✓ HF


- Prefer Teflon. Other colorless plastic containers are also viable.

- ✓ Silicon wafer carrier

- Only Teflon or Quartz carriers can be used

Problems in Wet Cleaning (1)


Surface Roughness: Cleaning agents and metal contaminants may etch silicon wafer and result in micro-roughness on the surface. High-concentration NH_4OH in SC-1 may etch and damage the silicon surface.



Reduce the carrier mobility in the channels
Have devastating effects on the quality and breakdown voltage of thermally-grown gate oxide.

How to reduce micro-roughness

- Reduce NH_4OH concentration
- Reduce cleaning temperature
- Reduce cleaning time



Mixing ratio of NH_4OH (A) in $\text{NH}_4\text{OH}+\text{H}_2\text{O}_2+\text{H}_2\text{O}$ solution (A:1:5, A<1)

Problem in Wet Cleaning (2)

- ✓ **Introduce particles**
- ✓ **Difficult to Dry**
- ✓ **Cost**
- ✓ **Chemical waste disposal**
- ✓ **Incompatible with advanced integrated technology**

Dry Cleaning Technology

- Gas Chemistry. Usually activation energy is needed to enhance chemical reactions at low temperatures.
- The required energy may come from plasma, ion beam, shortwave radiation and heating. The energy is used to clean silicon wafers, but **must be prevented from damaging them**.
 - ✓ HF/H₂O Gas Cleaning
 - ✓ Ultraviolet Ozone Cleaning (UVOC)
 - ✓ H₂/Ar Plasma Cleaning
 - ✓ Heat Cleaning

Lecture 3: Outline

Part 1

- Clean Rooms
- Wafer Cleaning
- **Gettering**

Part 2

- Silicon Run 1

Gettering

Level 3 Contamination Reduction: Gettering

- Gettering is used to remove metal ions and alkali ions from device active regions.

Period	I ^A	II ^A	III ^A	IV ^A	V ^A	VI ^A	VII ^A	VIII	I ^B	II ^B	III ^B	IV ^B	V ^B	VI ^B	VII ^B	Noble Gases		
1	1 H 1.008															2 He 4.003		
2	3 Li 6.941	4 Be 9.012									5 B 10.81	6 C 12.01	7 N 14.01	8 O 16.00	9 F 19.00	10 Ne 20.18		
3	11 Na 22.99	12 Mg 24.31									13 Al 26.98	14 Si 28.09	15 P 30.97	16 S 32.06	17 Cl 35.45	18 Ar 39.95		
4	19 K 39.10	20 Ca 40.08	21 Sc 44.96	22 Ti 47.88	23 V 50.94	24 Cr 51.99	25 Mn 54.94	26 Fe 55.85	27 Co 58.93	28 Ni 58.69	29 Cu 63.55	30 Zn 65.39	31 Ga 69.72	32 Ge 72.59	33 As 74.92	34 Se 78.96	35 Br 79.90	36 Kr 83.80
5	37 Rb 85.47	38 Sr 87.62	39 Y 88.91	40 Zr 91.22	41 Nb 92.91	42 Mo 95.94	43 Tc 98	44 Ru 101.1	45 Rh 102.9	46 Pd 106.4	47 Ag 107.9	48 Cd 112.4	49 In 114.8	50 Sn 118.7	51 Sb 121.8	52 Te 127.6	53 I 126.9	54 Xe 131.3
6	55 Cs 132.9	56 Ba 137.3	57 La 138.9	72 Hf 178.5	73 Ta 180.8	74 W 183.9	75 Re 186.2	76 Os 190.2	77 Ir 192.2	78 Pt 195.1	79 Au 197.0	80 Hg 200.6	81 Tl 204.4	82 Pb 207.2	83 Bi 209.0	84 Po 209	85 At 210	86 Rn 222
7	87 Fr 223	88 Ra 226	89 Ac 227.0	104 Unq 261	105 Unp 262	106 Unh 263	107 Uns 262											

Alkali Ions (I^A, II^A)

Deep Level Impurities in Silicon (III^A, IV^A, V^A, VI^A, VII^A)

Shallow Acceptors (III^B, IV^B, V^B)

Elemental Semiconductors (IV^B)

Shallow Donors (V^B, VI^B, VII^B)

These elements tend to have very high diffusivities and be easily captured in regions with either mechanical defects or chemical traps.

Gettering

Capture defects at locations far away from the device region.

Damaged region will act as "sink" for unwanted elements.

Metals diffuse as interstitials (\gg diffusivity than dopants)


Metals need defects to become

- Dislocations
- Stacking faults
- Grain boundaries
- Precipitates (e.g. O_2)

PSG captures alkali ions
(Phosphosilicate Glas)

General Strategy

1. Free impurities
2. Diffuse to gettering site
3. Trap at gettering site



Gettering

Release → Mobile, increase diffusivity.

Substitutional atom → Interstitial atom




Introduction of a large number of interstitial silicon atoms may convert substitutional atoms, such as Au and Pt, to interstitial atoms and hence increase their diffusivity.

Method {
 High-concentration phosphorous diffusion
 Ion implantation damage
 SiO₂ precipitates


Gettering: Metals

- **Heavy metal gettering relies on:**
 - Metals diffusing very rapidly in silicon
 - Metals segregating to “trap” sites.



Gettering: Metals

- “Trap” sites can be created by SiO_2 precipitates (intrinsic gettering), or by backside damage (extrinsic gettering).
- In intrinsic gettering, CZ silicon is used and SiO_2 precipitates are formed in the wafer bulk through temperature cycling at the start of the process.



Gettering

✓ **PSG** ——— Form stable complexes that bind alkali ions

At temperatures above room temperature, alkali ions will easily diffuse to and be trapped by PSG layers

✓ **Clean Processing + Si₃N₄ cap layer**

———— Barriers to indiffusion of alkali ions

Metal ions Gettering

✓ **Intrinsic Gettering** ——— Drive oxygen atoms in silicon from the near surface region, up to 10~20 μm in depth, into the bulk and reduce the oxygen concentration within the near surface region to below 10 ppm. The SiO₂ precipitates in the silicon bulk create the trap sites for gettering.

✓ **Extrinsic Gettering** ——— Create defects or traps sites for gettering by producing damage or depositing poly-silicon films on the backside.

Subsequent high-temperature processing step will allow metal ions to diffuse to the backside and complete the gettering simultaneously.

Summary of Key Ideas

Cleaning Necessity

Devices: Minority carrier lifetime↓, V_T changes, I_{on} ↓ I_{off} ↑, Gate breakdown voltage ↓, Reliability ↓


Circuit: Yield↓, Electrical performance↓

3 Levels: Clean room, Wafer cleaning and Gettering



Cleaning Class
Efficient Cleaning

Contaminations: Particles, \implies Strong
Organics, Metals, Native oxide Oxidation



HF:DI H₂O

The bottom line is chip yield. “Bad” die manufactured alongside “good” die. Increasing yield leads to better profitability in manufacturing chips.

Summary of Key Ideas

Wafer Cleaning

Wet Cleaning: Piranha, RCA (SC-1,SC-2), HF:H₂O

Dry Cleaning: Phase Chemistry, Supercritical Fluid

Gettering: Release, Diffusion, Trapping

Alkali ions: PSG, Cleaning processing + Si₃N₄ Cap layers

Other metals: Intrinsic Gettering and Extrinsic Gettering

——High-concentration Silicon interstitials + Defects

**SiO₂ Nucleation Growth;
Epitaxial Silicon and
Thermal Cycling**

**High-concentration defects on
silicon backside;
Poly-Silicon Deposition**